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Quantum computing is an emerging technology that has the potential to change the perspectives and ap-
plications of computing in general. A wide range of applications are enabled: from faster algorithmic solu-
tions of classically still di୭୮ୢcult problems to theoretically more secure communication protocols. A quantum
computer uses the quantummechanical e୭fects of particles or particle-like systems, and a major similarity be-
tween quantum and classical computers consists of both being abstracted as information processing machines.
Whereas a classical computer operates on classical digital information, the quantum computer processes quan-
tum information, which shares similarities with analog signals. One of the central di୭ferences between the
two types of information is that classical information is more fault-tolerant when compared to its quantum
counterpart.
Faults are the result of the quantum systems being interfered by external noise, but during the last decades
quantum error correction codes (QECC) were proposed as methods to reduce the e୭fect of noise. Reliable
quantum circuits are the result of designing circuits that operate directly on encoded quantum information,
but the circuit’s reliability is also increased by supplemental redundancies, such as sub-circuit repetitions.
Reliable quantum circuits have not been widely used, and one of the major obstacles is their vast associated
resource overhead, but recent quantum computing architectures show promising scalabilities. Consequently
the number of particles used for computing can be more easily increased, and that the classical control hard-
ware (inherent for quantum computation) is also more reliable. Reliable quantum circuits haev been inves-
tigated for almost as long as general quantum computing, but their limited adoption (until recently) has not
generated enough interest into their systematic design.
The continuously increasing practical relevance of reliability motivates the present thesis to investigate
some of the ୮ୢrst answers to questions related to the background and the methods forming a reliable quantum
circuit design stack.
The speci୮ୢcs of quantum circuits are analysed from two perspectives: their probabilistic behaviour and
their topological properties when a particular class of QECCs are used. The quantum phenomena, such as
entanglement and superposition, are the computational resources used for designing quantum circuits. The
discrete nature of classical information is missing for quantum information. An arbitrary quantum system
can be in an in୮ୢnite number of states, which are linear combinations of an exponential number of basis states.
Any nontrivial linear combination of more than one basis states is called a state superposition. The e୭fect
of superpositions becomes evident when the state of the system is inferred (measured), as measurements are
probabilistic with respect to their output: a nontrivial state superposition will collapse to one of the compo-
nent basis states, and the measurement result is known exactly only af୴er the measurement. A quantum system
is, in general, composed from identical subsystems, meaning that a quantum computer (the complete system)
operates on multiple similar particles (subsystems). Entanglement expresses the impossibility of separating
the state of the subsystems from the state of the complete system: the nontrivial interactions between the sub-
systems result into a single indivisible state. Entanglement is an additional source of probabilistic behaviour:
by measuring the state of a subsystem, the states of the unmeasured subsystems will probabilistically collapse
to states from a well de୮ୢned set of possible states. Superposition and entanglement are the building blocks of
quantum information teleportation protocols, which in turn are used in state-of-the-art fault-tolerant quan-
tum computing architectures. Information teleportation implies that the state of a subsystem is moved to a
second subsystem without copying any information during the process.
The probabilistic approach towards the design of quantum circuits is initiated by the extension of classical
test and diagnosis methods. Quantum circuits are modelled similarly to classical circuits by de୮ୢning gate-lists,
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and missing quantum gates are modelled by the single missing gate fault. The probabilistic approaches to-
wards quantum circuits are facilitated by comparing these to stochastic circuits, which are a particular type of
classical digital circuits. Stochastic circuits can be considered an emulation of analogue computing using digital
components. A ୮ୢrst proposed design method, based on the direct comparison, is the simulation of quantum
circuits using stochastic circuits by mapping each quantum gate to a stochastic computing sub-circuit. The
resulting stochastic circuit is compiled and simulated on FPGAs. The obtained results are encouraging and
illustrate the capabilities of the proposed simulation technique. However, the exponential number of possible
quantum basis states was translated into an exponential number of stochastic computing elements.
A second contribution of the thesis is the proposal of test and diagnosis methods for both stochastic and
quantum circuits. Existing veri୮ୢcation (tomographic) methods of quantum circuits were targeting the recon-
struction of the gate-lists. The repeated execution of the quantum circuit was followed by di୭ferent but spe-
ci୮ୢc measurement at the circuit outputs. The similarities between stochastic and quantum circuits motivated
the proposal of test and diagnosis methods that use a restricted set of measurement types, which minimise the
number of circuit executions. The obtained simulation results show that the proposed validation methods
improve the feasibility of quantum circuit tomography for small and medium size circuits.
A third contribution of the thesis is the algorithmic formalisation of a problem encountered in teleportation-
based quantum computing architectures. The teleportation results are probabilistic and require corrections
represented as quantum gates from a particular set. However, there are known commutation properties of
these gates with the gates used in the circuit. The corrections are not applied as dynamic gate insertions (dur-
ing the circuit’s execution) into the gate-lists, but their e୭fect is tracked through the circuit, and the corrections
are applied only at circuit outputs. The simulation results show that the algorithmic solution is applicable for
very large quantum circuits.
Topological quantum computing (TQC) is based on a class of fault-tolerant quantum circuits that use the
surface code as the underlying QECC. Quantum information is encoded in lattice-like structures and error
protection is enabled by the topological properties of the lattice. The 3D structure of the lattice allows TQC
computations to be visualised similarly to knot diagrams. Logical information is abstracted as strands and
strand interactions (braids) represent logical quantum gates. Therefore, TQC circuits are abstracted using a
geometrical description, which allows circuit input-output transformations (correlations) to be represented as
geometric sub-structures.
TQC design methods were not investigated prior to this work, and the thesis introduces the topological
computational model by ୮ୢrst analysing the necessary concepts. The proposed TQC design stack follows a
top-down approach: an arbitrary quantum circuit is decomposed into the TQC supported gate set; the re-
sulting circuit is mapped to a lattice of appropriate dimensions; relevant resulting topological properties are
extracted and expressed using graphs and Boolean formulas. Both circuit representations are novel and appli-
cable to TQC circuit synthesis and validation. Moreover, the Boolean formalism is broadened into a formal
mechanism for proving circuit correctness.
The thesis introduces TQC circuit synthesis, which is based on a novel logical gate geometric description,
whose formal correctness is demonstrated. Two synthesis methods are designed, and both use a general planar
representation of the circuit. Initial simulation results demonstrate the practicality and performance of the
methods.
An additional group of proposed design methods solves the problem of automatic correlation construc-
tion. The methods use validity criteria which were introduced and analysed beforehand in the thesis. Input-
output correlations existing in the circuit are inferred using both the graph and the Boolean representation.
The thesis extends the TQC state-of-the-art by recognising the importance of correlations in the validation
process: correlation construction is used as a sub-routine for TQC circuit validation. The presented cross-layer
validation procedure is useful when investigating both the QECC and the circuit, while a second proposed
method is QECC-independent. Both methods are scalable and applicable even to very large circuits.
The thesis completes with the analysis of TQC circuit identities, where the developed Boolean formalism
is used. The proofs of former known circuit identities were either missing or complex, and the presented ap-
iv
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proach reduces the length of the proofs and represents a ୮ୢrst step towards standardising them. A new identity
is developed and detailed during the process of illustrating the known circuit identities.
Reliable quantum circuits are a necessity for quantum computing to become reality, and specialised de-
sign methods are required to support the quest for scalable quantum computers. This thesis used a twofold
approach towards this target: ୮ୢrstly by focusing on the probabilistic behaviour of quantum circuits, and sec-
ondly by considering the requirements of a promising quantum computing architecture, namely TQC. Both
approaches resulted in a set of design methods enabling the investigation of reliable quantum circuits.
The thesis contributes with the proposal of a new quantum simulation technique, novel and practical
test and diagnosis methods for general quantum circuits, the proposal of the TQC design stack and the set of
design methods that form the stack. The mapping, synthesis and validation of TQC circuits were developed
and evaluated based on a novel and promising formalism that enabled checking circuit correctness.
Future work will focus on improving the understanding of TQC circuit identities as it is hoped that these
are the key for circuit compaction and optimisation. Improvements to the stochastic circuit simulation tech-
nique have the potential of spawning new insights about quantum circuits in general.
v
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1
Introduction
T঑঎ ঍঒জঌঘট঎ছঢ ঘএ চঞঊগঝঞখখ঎ঌ঑ঊগ঒ঌজ introduced new perspectives about real-
ity, which at the beginning were di୭୮ୢcult to accept. The major obstacles constituted the
counter-intuitive e୭fects possible to be described by the new theory, but the predictions of
quantummechanics were supported by numerous experiments. This led to new questions,
and the most celebrated was formulated by FeynmanFey82, asking if it would be possible to
simulate quantummechanical e୭fects using a quantum computer.
The ୮ୢrst quantum algorithm was formulated by DeutschDeu85,DJ92, and this development
lead to a quick discovery of further algorithms and ways to use the quantum circuit formal-
ismBBC+95 for solving computational problems. One of the turning points was the discovery
of Shor’s algorithm, which showed that quantum computers enable fast integer factorisa-
tion. The e୭forts of building a quantum computer were thus increased leading to a new set
of scienti୮ୢc questions being asked. What are feasible quantum computing architectures,
and are there ways to compensate the environmental action (noise) on the computation by
performing error checking and correction?
Decoherence is the loss of the quantummechanical properties of a system due to the ef-
fect of quantum noise. An architecture describes the computing system by specifying its
parts and relations, and a key concept in the architectural design is the decoherence time:
the time for which the computer remains quantum-mechanically coherent. The feasibility
of an architecture is dictated by the length of the longest possible quantum computation
given by the ratio between the decoherence time and the time it takes to perform elementary
computations (e.g. gates).
In a quantum computer, as in a classical analogue computer, small errors accumulate
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over time and eventually add up to large errors, and it is di୭୮ୢcult to ୮ୢnd methods that can
prevent or correct such small errorsPre98b. The solution was to fight entanglement with en-
tanglement. In short, quantum entanglement means that multiple quantum systems are
linked together in a way such their state is indivisible. The major source of errors during a
computation is generated by the computing system being entangled with its environment,
such that the system becomes susceptible to external in୯୳uence and decoheres. Environmen-
tal interactions are reduced by including redundancies into the system, where homogeneous
subsystems are entangled such that the resulting system has the same properties as its con-
stituents. The ୮ୢrst quantum error checking and correcting (QECC) protocols were exten-
sions of classical error correction methods like the Hamming codeGot09,Pre98a,DMN13. The ini-
tial developments sparked the interest for QECCs, and multiple classes of such codes were
formulated. The most popular and practical classes were proposed by KitaevPre98b and use
topological properties to encode and protect information.
The theoretical results gathered through the investigation of QECCs raised the attraction
of quantum computing once more, and possible hardware architectures where proposed,
for example in JVMF+12. The evolution of quantum architectures can be compared to the be-
ginnings of the digital computer: various proof-of-concept experimental setups were pre-
sented, but few were shown to be su୭୮ୢciently scalable to support quantum computing in
the near future. A key aspect that will enable the adoption of any given architecture is its
support for scalable quantum error correction methodsDFS+09.
Technological scalability and elasticity are two complementary notions. The search for
scalable quantum systems stems from the aparent empirical utility witnessed this age by
the increased computing and information storage capabilities (see Moore’s LawBC11). Scal-
ability is, in general, associated to the positive e୭fect of increase, but elasticitywould be a
more ୮ୢtting criterion for future quantum computers. Elasticity is one of the main concepts
that allowed the de୮ୢnition of present cloud services, like distributed virtual networksPFdM10.
An elastic technology has a utility margin that is not strongly ୯୳uctuating in the long term,
and such a technology responds better when confronted with oscillating demand. When
discussing scalable quantum computing the accent will fall on the capability of handling
both small and large computational problems, whose solutions require either a small or
large amount of error-correction.
Quantum computing attracted the attention of computer engineers that translated the
concept of reversible computation into the ୮ୢeld of classical Boolean circuits by using ini-
tial developments by To୭foliFHA98. Logical reversibility, ୮ୢrst formulated by LandauerFHA98,
refers to the property of a computation being reversed, meaning that the input of an algo-
rithm can be easily backtracked starting from the output. Classical reversible computation
o୭fered again a new set of questions to be answered. What circuit design methods are mean-
ingful in the reversible context? How are reversible circuits tested and diagnosed? What cost
measures are meaningful when optimising reversible circuits?
This work proposes e୭୮ୢcient design methods that reduce the complexity of practical is-
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sues in reliable quantum circuits. The methods are formulated in a period where the future
of quantum computing is uncertain. The reasons range from the usefulness of quantum
computing, intersect socio-economic aspects, and include the skeptisism towards disruptive
technologiesMor13. The engineering feasibility of quantum architectures is also questioned.
As a result, the design methods have to be architecture-agnostic to some extent, and the in-
sights gained during their development should have a consequence outside their initial ୮ୢeld.
1.1 R঎ক঒ঊঋক঎ চঞঊগঝঞখ ঌ঒ছঌঞ঒ঝজ
The quantum circuit formalism, developed af୴er the publication of Deutsch’s algorithmDeu85,
is a representation similar to classical circuit diagrams. The term quantum circuit is not
unanimously accepted, and, for example, Deutsch disagrees with it and insists that it should
be called quantum computational network because the word “circuit” implies a closed
path. However, this work will refer to quantum circuits, which is a term universally adopted
in the computer engineering community. Quantum circuits are understood as a quantum
analog of classical circuits, consisting of quantum gates and quantum bits (qubits). A quan-
tum circuit is the abstraction of a quantum computation executed on a quantum system,
and various implementations of a quantum computer are abstracting qubits using the spin
of elementary particles (e.g. photons).
The reliability of a quantum circuit is generally analysed in an architecture independent
manner, by assuming qubit error rates or other modeled parameters that negatively in୯୳u-
ence the circuit’s execution. In general, system reliability was extensively investigated, and
according to the taxonomy fromALRL04 reliability is an attribute that refers to the continuity
of correct service. For quantum computers reliability is a result of e୭୮ୢcient fault-tolerance,
where, according to the same taxonomy, a fault is the adjudged or hypothesised cause of an
error (service deviation). For the purpose of this work, the term “service” will be understood
as computation.
Reliable quantum circuits are the result of active and e୭fective fault-tolerance (avoid ser-
vice failures in the presence of faultsALRL04). Throughout this work Preskill’s laws of fault-
tolerant computationPre98b are used: 1) do not use the same qubit twice; 2) copy the errors,
not the data; 3) verify before encoding; 4) repeat operations; 5) use the right error correct-
ing code. The ୮ୢrst law introduces the redundancies necessary to reduce the propagation of
errors, while the second law sets the focus on the errors and not on the encoded informa-
tion. Ideally, quantum gates should directly operate on encoded data. The third and fourth
law say that each computational step should be checked for correctness, and that repeating
a step reduces the associated probability of failure. Finally, the ୮ୢf୴h law requires the wise
choice of the error-correcting method: some codes may be suited for a given application,
while others may not. For example, codes with large resource overheads and good perfor-
mance may not be useful for large non-critical portions of a computation.
http://www.daviddeutsch.org.uk/2012/07/they-arent-quantum-circuits/
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Reliable quantum circuits are the starting point for scalable quantum computing, and
according to DiVincenzoD+00, there are ୮ୢve requirements for the implementation of (scal-
able) quantum computation: 1) a scalable physical system with well characterised qubits; 2)
the ability to initialise the state of the qubits to a simple ୮ୢducial state; 3) long relevant de-
coherence times, much longer than the gate operation time; 4) a universal set of quantum
gates; 5) a qubit-speci୮ୢc measurement capability. Well-characterised qubits are represented
by quantum systems whose physical parameters are accurately known. The second require-
ment arises from the straightforward computing requirement that registers should be ini-
tialized to a known value before the start of computationD+00. The second reason for this
requirement is the ୮ୢrst law of fault-tolerance, which requires a continuous supply of qubits.
Decoherence times characterise the dynamics of a qubit in contact with its environment,
and the third criterion ensures that computations are faster than the negative environmental
in୯୳uence. The fourth criterion asks for a quantum computer to support arbitrary quan-
tum computations using a discrete set of gates, similarly to howNAND gates are used for
expressing all Boolean functions. The ୮ୢnal criterion states that it is possible to reliably mea-
sure the output of a computation.
This work is motivated by the reduced size of the apparatus regarding the automatic de-
sign of reliable quantum circuits. Design automation is being considered by the reversible
computing commmunityWD10,SM13 which investigates Boolean circuits composed of gates from
the quantum context, but not supporting quantum speci୮ୢc phenomena. The methods are
not capturing the complete complexity of quantum computations, and are not suited for
general quantum circuits. On the other hand, in the physics community the pragmatic as-
pects of design automation have not been considered until recently.
Quantum circuit design methods were initially proposed as extensions of the methods
used in classical circuit design. However, the properties of quantummechanical systems are
not intuitive and do not have classical counterparts, such that their exploitation is di୭୮ୢcult.
Hence, the extended classical methods do not always deliver the results hoped for. Never-
theless, ୮ୢrst specialised methods were formulated from both a top-down and a bottom-up
perspective. The top-down approach starts from the quantum algorithm analysis and tries
to de୮ୢne appropriate quantum architectures, whereas the bottom-up approach considers
technologically feasible quantum architectures and maps the algorithmic formulation to
such architectures. The design of reliable quantum circuits is of୴en architecture-speci୮ୢc or
algorithm-speci୮ୢc, and a uni୮ୢed methodology similar to the one existing for classical circuits
was not formulated.
1.2 D঎জ঒ঐগ একঘঠ
The explosive growth of VLSI (very large scale integration, the process of integrating large
numbers of transistors on a single chip) was enabled by both the continuous shrinking of
transistor sizes, but also by the re୮ୢnement and better understanding of the necessary design
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methods. The number of transistors that can be physically implemented on a chip grows
faster than the ability to design the chips (a phenomenon known as the design gap)WD10, and
computer engineers and scientists are still not able to fully exploit the technical state of the
art. The ability to verify the correctness of the designed circuits is also negatively a୭fected
(verification gap)WD10. The situation in the far more mature VLSI domain is not yet a reality
for quantum circuits, but it is useful to conceive methods required in a probable future.
The frame of reference in this work is the circuit speci୮ୢcation, which will be used to guide
the decisions taken to propose the design methods. The relation between the speci୮ୢcation
of a circuit and a particular instance of the implemented speci୮ୢcation can be noted by look-
ing at the design ୯୳ow of circuits.
Circuit design is a process that starts from a speci୮ୢcation and ends at various concrete
implementationsLam08, and in between a series of steps is performed and reiterated when
needed. Although di୭ferent, the implementations are expected to be correct, and a ma-
jor di୭ference between implementations consists in the associated costs. For reversible and
quantum circuits some examples are the number of qubits (wires), the number of gates and
the nearest neighbour cost, which denotes the e୭fort needed to make an arbitrary circuit
consist only of gates operating on neighbouring qubitsWD10. The choice of a particular im-
plementation depends on the cost metric mix that ୮ୢts the requirements.
The design process consists of two componentsWG98: the topology of the circuit (refers
to the gate elements and the connections between them), and the gate set from which the
circuit has to be constructed. Some gate sets supported by an architecture could be very
di୭୮ୢcult to implement in another, and the gate set is a factor in୯୳uencing the choice of the
architecture.
The di୭ferent implementations need to be tested for correctness, and design veri୮ୢcation
is the reverse process of design: it starts with an implementation and con୮ୢrms that the im-
plementation meets its speci୮ୢcationLam08. The whole framework of testing the implementa-
tion correctness hypothesis requires that design veri୮ୢcation makes a prediction that can be
checked by observation (circuit is working indeed). For the observation to function some
auxiliary assumptions are needed, but these introduce idealisations Sob99.
Throughout this work the main idealisation is that the veri୮ୢcation procedures are im-
plemented correctly in sof୴ware. Therefore, there are two types of errrors that could occur
during veri୮ୢcation: implementation errors and soظware bugs, but only the ones in the imple-
mentation are sought af୴er.
There is a distinction to be made between verification and validation. According to Ins08,
validation is the technique of evaluating a product during or at the end of a project to en-
sure it complies with the speci୮ୢcation Ins08, while veri୮ୢcation assures that the product sat-
is୮ୢes certain imposed conditions. Considering circuit implementations as products, it is
entirely possible that an implementation passes veri୮ୢcation but fails validation.
Returning to the design ୯୳ow, the ୮ୢrst step is the synthesis of a circuit, where the spec-
i୮ୢcation (or a higher level description of the requirements) is transformed into an initial
7
circuit implementation. Af୴erwards, the circuit is optimised with regard to the targeted cost
measures, but optimisation (manual or automatic) could introduce errors in the output im-
plementation. A successful veri୮ୢcation and debug phase is followed by an optional circuit
optimisation phase, which requires a supplemental veri୮ୢcation and debugging phaseWD10.
Finally, the circuit is either re-synthesised or simply declared as the ୮ୢnal result of the design
process.
There are two options for performing veri୮ୢcation: by simulation or by formal methods.
Formal veri୮ୢcation investigates a design property which is part of the speci୮ୢcation, and the
checking is performed by abstracting the circuit behaviour using a canonical representa-
tion. This is a complex task, for there may exist unanticipated dependencies between design
details and the implementationDil98. However, a canonical representationwill have the char-
acteristic property that two functions are equivalent if their respective representations are
isomorphicLam08.
Veri୮ୢcation by simulation is of୴en targeted at the hardware layer of the speci୮ୢcation
by inspecting design properties that can be inferred from the circuit execution. During
simulation-based veri୮ୢcation an implementation under test is checked for the existing re-
lations between the inputs and the outputs. For classical Boolean circuits, it is similar to
(partial) truth table inspection. Nevertheless, a complete veri୮ୢcation by simulation is not
computationally feasible for non-trivial instances: there is an exponential number of input
stimuli (test vectors) required to exhaustively simulate the entire designLin08. In spite of this
fact, simulations can be a successful tool.
The increased design complexity (see design gap) reduces the applicability of simulation-
based veri୮ୢcation but also increases the di୭୮ୢculty of formal veri୮ୢcation. As a result, a spec-
trum of intermediary semi-formal veri୮ୢcation methods was proposedDil98. A ୮ୢrst option
is conventional simulation. This can be extended to include the analysis of coverage, which
is a measure that describes the degree to which the design has been veri୮ୢed. Smart simu-
lationwould generate test vectors (o୭୯୳ine or online) based on a coverage metric test vec-
tor generation. Another option is wide simulationDil98, by symbolically representing large
sets of states in relatively few simulations (e.g. binary decision diagrams). Wide simula-
tion (also called symbolic simulation) would use logical expressions which have operators
on higher-level data types in order to abstract away datapath elements. Finally, prioritised
model checkingDil98 explores state space partitions through heuristics that try to ୮ୢnd errors
early in search.
1.3 Pছঘঋক঎খ জঝঊঝ঎খ঎গঝ
Design methods for error-corrected quantum computing architectures have not been until
recently extensively investigated, and the problems of circuit validation, circuit equivalence
and circuit synthesis have been proposed only in a formalism similar to the classical circuit
(network of gates). The e୭forts of the research community have focused on circuit depth re-
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duction algorithms or reduction of the required number of qubits (the quantum equivalent
of classical bits)WD10. Moreover, in the quantum circuit formalism, error correcting meth-
ods are embedded into the computation as subcircuits, but another paradigm of reliable
quantum computing was proposed by considering topological properties of particle interac-
tions. The unreliability of quantum states and gates in the presence of environmental noise
was shown to be reduced if particle-like structures called anyonsCol06 are used. A topological
quantum computer would operate di୭ferently from a classical one. The model abstracts par-
ticle paths through strings, and the calculations are based on braided strings. The resulting
braid pattern dictates the implemented computation. In this computational model the knot
theoryAda94 ୮ୢnds additional applications.
The solutions proposed in this thesis result from a twofold methodology. A ୮ୢrst path
of investigation states the problem in the context of probabilistic computing methods.
The observed probabilistic behaviour of quantum circuits motivates the quest for alter-
nate quantum circuit simulation techniques. Furthermore, existing reversible circuit design
methods have been formulated from the computer engineering perspective, and it is inter-
esting to transcend the scienti୮ୢc domains barrier and to ask which circuit fault models and
veri୮ୢcation techniques are applicable, and can be specialised for probabilistic circuits, in
general, and for quantum circuits, in particular. The interdisciplinary approach results in a
novel quantum circuit veri୮ୢcation technique that signi୮ୢcantly extends the one of classical
circuits, as well as a new quantum circuit simulation method.
The second path of investigation in this thesis treats the design method problematic of
topological quantum circuits. The proposed solutions were constructed starting from the
topological error correcting codes, a simulated model inspired by anyonic interactions,
which still have to be experimentally demonstrated. Moreover, this work is the ୮ୢrst to in-
troduce a formalisation of topological circuit equivalence from the perspective of computer
engineering. The solution is based on a notation, which is simultaneously used to lay the
foundations of topological circuit synthesis and veri୮ୢcation.
1.4 Oঞঝক঒গ঎
The thesis is structured as follows. The second chapter introduces the necessary background.
The quantum circuit representation is paralleled by the quantum graph-states, which lay
the foundations of the brie୯୳y presented measurement based quantum computing model.
The importance of error correction is acknowledged by describing its central notions, and
୮ୢnally the chapter presents an example of a topological error correcting code.
The third chapter is focused on placing quantum circuits into the probabilistic circuits
frame. Furthermore, stochastic circuits operating with probabilitiesGai69 are presented as an
alternative to classical circuits. The analogy is extended to include quantum circuits. The
probabilistic perspective is used for veri୮ୢcation purposes af୴er presuming a practical and
applicable quantum gate fault model. The ୮ୢrst presented design method is a simulation
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framework of quantum circuits using stochastic computing. Af୴erwards, the simulation-
based validation of probabilistic circuits is introduced by starting from a set of simpli୮ୢed
assumptions. The veri୮ୢcation method is extended during the second step, and quantum
speci୮ୢc phenomena are included into the fault model. The results indicate an improved
veri୮ୢcation that has a reduced computational complexity.
Chapter 4 introduces the subject of topological quantum computing, where a three-
dimensional topological code is used in a measurement based computing model. The chap-
ter solves the problem of mapping an abstract computational description on hardware el-
ements that are still architecturaly agnostic. The ୮ୢndings are theoretical on their own and
will be used as foundations of the constructive procedures described in the following chap-
ter. The design methods in this chapter are examined through simulations, and their cor-
rectness is formally shown.
The ୮ୢf୴h chapter investigates the properties of computations mapped to the topologi-
cal code. The properties are extracted into the original notation, developed in the previous
chapter, that enables a formal veri୮ୢcation of the circuits. Equivalence checking, validation
and synthesis of the topological circuits use the notation, too. The low computational com-
plexity, mirrored in the simulation results, indicate the practicality of the approaches.
Chapter 6 concludes the present work and o୭fers perspectives on future research.
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Background
Qঞঊগঝঞখ ঌঘখঙঞঝঊঝ঒ঘগ ঊগ঍ চঞঊগঝঞখ ঒গএঘছখঊঝ঒ঘগ are the study of the infor-
mation processing tasks that can be accomplished using quantummechanical systemsNC10.
Quantum computation is an application of quantummechanics, where the evolution of a
quantum system is described by a quantum algorithm. This observation is supported by the
authors ofNC10, where they express their hope that quantum computing will be used as an
introduction to quantummechanics because “quantum computation and quantum infor-
mation o୭fer an excellent conceptual laboratory for understanding the basic concepts and
unique aspects of quantummechanics”.
2.1 Qঞঊগঝঞখ ঋ঒ঝজ, ঐঊঝ঎জ ঊগ঍ ঌ঒ছঌঞ঒ঝজ
The quantum computing paradigm will be gradually presented and, where possible, analo-
gies to classical computing will be made. For example the classical bit, the classical gates and
the classical circuits have quantum analogon counterparts. Quantum circuits consist of
quantum gates operating on quantum bits (qubits). Although physical systems able to rep-
resent quantum information are called qubits, in general the term will denote the mathe-
matical object, as this is the case in the present chapterNC10.
2.1.1 Pঘজঝঞকঊঝ঎জ ঘএ চঞঊগঝঞখখ঎ঌ঑ঊগ঒ঌজ
The foundations of quantummechanics are postulated, and the postulates are useful for
introducing quantum computing using physical quantum systems.
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Sঝঊঝ঎ জঙঊঌ঎
Associated to any isolated physical system is a complex vector space with inner product
known as the state space. The system is completely described by its state vector, which is a
unit vector in the system’s state spaceNC10.
The simplest quantummechanical system is the qubit, having a two-dimensional state
space, and the state vector describing a qubit is, in general, denoted by j i. The qubit is the
quantum analog of the classical bit, but while a bit is either 0 or 1, the state of a qubit is as a
linear combination of the j0i and j1i states. The j0i and j1i states are called computational
basॷ statॶ.
The normalisation condition, that j i be a unit vector, h j i = 1 is for a qubit equiv-
alent to jaj2 + jbj2 = 1; as a result, the state is written as in Equation 2.2. The bra-ket
notation is used as the standard quantummechanical notation, and the properties of the
notation are summarized in Table 2.1.
j i = a j0i+ b j1i ; j0i = (1; 0)T; j1i = (0; 1)T (2.1)
j i = ei(cos 
2
j0i+ ei sin 
2
j1i); with ; ;  2 R (2.2)
The phase of a state is either global () or relative ().
The vector spaceC2 can be spanned by the set of vectors fj0i ; j1ig, but other spanning
sets also exist. For example fj+i ; j ig are used to express j i.
j+i = j0i+ j1ip
2
; j i = j0i   j1ip
2
j i = a+ bp
2
j+i+ a  bp
2
j i ; j+i = (1; 1)T; j i = (1; 1)T
In general, the parameters ; ;  allow one to visualise the state of a qubit on the Bloch
sphere (see Figure 2.1a), and the complex numbers a; b are called amplitudॶ of the states.
The main di୭ference to classical bits is that qubits can be in a superposition of states. This
is enabled by the states being linear combinations of the basis vectors, meaning that for a
given basis vector set, more then one amplitude is di୭ferent from zero. For example the state
j i is a superposition of j0i (amplitude 1=p2) and j1i (amplitude 1=p2).
Eটঘকঞঝ঒ঘগ
The evolution of a closed quantum system is described by a unitary transformation. The
state of the system at time t1 is related to the state of the system t2 by a unitary operationU
which depends only on time t1 and t2NC10. Quantum evolution is reversible and this prop-
erty is captured by the unitarity property. Thus, the system’s state at time t2 can be reversed
to the one of time t1 by the unitary operationUy.
j 0i = U j i j i = Uy j 0i
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Notation Description
z Complex conjugate of the complex number z
j i Column vector, also known as ket
h j Row vector dual to j i
hj i Inner product between the vectors ji j i
ji 
 j i Tensor product of ji j i
ji j i Abbreviated notation for tensor product of ji j i
A Complex conjugate of the matrixA
AT Transpose of theAmatrix
Ay Hermitian conjugate of adjoint of the matrixA,Ay = (AT)
hjA j i Inner product between ji andA j i
Table 2.1: Summary of the bra-ket notationNC10.
The linearity of quantummechanicsNC10 implies that the state transformations are ex-
pressed as unitary square complex matrices, which results inUUy = I. Any unitary matrix
is a valid quantum gate, but for practical reasons only some are used of୴en, and the most fre-
quent matrices are the Pauli matrices I;X;Y;Z, for whichX = Xy, Y = Yy, Z = Zy and
Y = iXZ.
I =

1 0
0 1

Y =

0  i
i 0
 X =

0 1
1 0

Z =

1 0
0  1

TheX-gate is called bit flip gate and its action is similar to a classical bit ୯୳ip, by trans-
forming the j0i into j1i, and vice versa. The Z-gate is called the phase flip gate. The e୭fect
of these gates is visualised as rotations on the Bloch sphere (see Figure 2.1b and 2.1c), and
the consecutive application of twoX=Z gates to a state will result in the output state being
unchanged.
X(a j0i+ b j1i) = a j1i+ b j0i
Z(a j0i+ b j1i) = a j0i   b j1i
XX j i = XXy j i = ZZ j i = ZZy j i = j i
The exponentiation of the Pauli matrices results in the rotational gates Rx, Ry, Rz param-
eterised by the angle of the rotationNC10. Hence, the bit ୯୳ip is a rotation by  around the
X-axis, implying thatX = Rx(), and the phase -୯୳ip is a rotation by  around the Z-axis,
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(a) (b) (c) (d)
Figure 2.1: The Bloch sphere, in which theZ axis is the vertical axis with j0i at the north of the sphere and j1i at the
south, while theX andY axis form the equator: a) An arbitrary quantum state represented on the sphere; b) The bit flip
operator implemented as a rotation around theX axis; c) The phase flip is a rotation around theZ axis; d) The effect of
the Hadamard gate applied to the input j+i is a series of rotations that result in j0i.
such that Z = Rz().
Rx()  e iX=2 = cos 
2
I  i sin 
2
X =

cos 
2
 i sin 
2
 i sin 
2
cos 
2

Ry()  e iY=2 = cos 
2
I  i sin 
2
Y =

cos 
2
  sin 
2
sin 
2
cos 
2

Rz()  e iZ=2 = cos 
2
I  i sin 
2
Z =

e i=2 0
0 ei=2

In general, an arbitrary 2  2 unitary matrixUmay be written as a product of rota-
tionsNC10, where n andm are two orthogonal real unit vectors in three dimensions (see
Equation 2.3).
U = eiRn()Rm()Rn() (2.3)
The Hadamard gate, the P and the T gate are commonly used in the context of quantum
algorithms.
H = 1p
2

1 1
1  1

P =

1 0
0 i

T = ei8

1 0
0 e i4

Rx(4 ) =
1p
2

1  i
 i 1

The Hadamard gate is usually used to construct state superpositions by taking input
states in a computational basis. Being a single-qubit gate, a Bloch sphere representation is
possible, too (see Figure 2.1d). The Hadamard gate is also its own inverse (HH = I), and in
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general, the following relations hold:
H j0i = j+i ; H j1i = j i
H = Rx(=2)Rz(=2)Rx(=2)
T = ei=8Rz(=4)
P = Rz(=2); TT = P; PP = Z
The commutation properties between gates can be expressed by the commutator and
the anti-commutator. If [A;B] = AB   BA = 0, thenA and B commute, otherwise if
fA;Bg = AB + BA = 0, thenA;B anti-commute. For example, the Pauli gatesX;Z
anti-commute, fX;Zg = 0, and their commutator is [X;Z] =  2iY. It should be noted
that some gates neither commute nor anti-commute.
commutator : [A;B] = AB  BA
anti-commutator : fA;Bg = AB+ BA
M঎ঊজঞছ঎খ঎গঝ
Quantummeasurements are described by a collection fMmg of measurement operators
(Hermitian complex matrices), for whichM2m = M. These act on the state space of the
system being measuredNC10: if the state of the quantum system is j i immediatly before
measurement, the probability of the resultm is given by Equation 2.4 and the state j 0i of
the system af୴er the measurement is expressed by Equation 2.5. The output has collapsed to
the resultm, and the measured state is not the initial state before measurement.
p(m) = h jMymMm j i (2.4)
j 0i = Mm j iq
h jMymMm j i
(2.5)
For example, a measurement of a single qubit in the computational basis is described by
the setM0;M1 of measurement operators, whereM0 = j0i h0j andM1 = j1i h1j. For
a state j i = (a; b)T, the probabilities associated to outputs j0i and j1i are p(j0i) and
p(j1i), while the state af୴er theM0 measurement will be j0iwith an associated amplitude
a=jaj. More speci୮ୢcally, by measuring j+i in the Z-basis, the measured state will be either
j0i (p(j0i = 0:5) or j1i (p(j0i = 0:5).
p(0) = h jMy0M0 j i = h jM0 j i = jaj2
p(1) = h jMy1M1 j i = h jM1 j i = jbj2
M0 j i
jaj =
a
jaj j0i
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A computational basis measurement, performed by the operators fj0i h0j ; j1i h1jg, is
also called a Z-measurement. AnX-basis measurement is performed by using the operators
fj+i h+j ; j i h jg, such that the resulting state will be either j+i or j i.
A rotated measurement is performed in a basis di୭ferent from the computational one,
meaning that the Bloch sphere axॷ, along which the state is measured, results af୴er rotat-
ing one of the main axis (X;Y;Z-axis). For example,X-basis measurement is achieved by
୮ୢrst applying a Hadamard gate to the state, and then measuring in the Z-basis. In general,
rotated measurements are either directly performed in the rotated basis, or the state to be
measured is ୮ୢrst rotated and then measured in the Z-basis.
The probability of a measurement result is not a୭fected by the global phase ei of the
state, and from an observational point of view two states j 1i ; j 2i that di୭fer only by the
global phase are equalNC10.
j 1iy = cos 
2
h0j+ ei sin 
2
h1j
h 2j = j 2iy = e i(cos 
2
h0j+ e i sin 
2
h1j)
h 2j e iMymMmei j 2i = h 1jMymMm j 1i
T঎গজঘছ ঙছঘ঍ঞঌঝ
The state space of a composite physical system is the tensor product of the state spaces of
the component physical systems. Moreover, if the systems are numbered 1 through n, and
system number i is prepared in the state j ii, then the joint state of the total system isNC10:
j 1i 
 j 2i 
 : : :
 j ni
For example, the state of a two qubit system, where the ୮ୢrst qubit is in the state j1i and
the second qubit is j0i, will be j1i j0i = j10i. The tensor product postulate allows the
de୮ୢnition of multiqubit gates. The simplest case extends the de୮ୢnition of a single-qubit
gateU to be applied to a two-qubit system, but to a୭fect only one of the qubits.
(I j i)
 (U ji) = (I
 U) j i
The state of a multiqubit system is changed by applying a sequence of gates. For exam-
ple, the sequenceX;H applied to input state j0iwill result in j i. Quantum gates can be
applied in parallel on di୭ferent qubits, if instead of applying a sequence of gates, the gates
are applied simultaneously. This should not be confused with quantum parallelismwhich is
the application of a single gate to a superposition of states.
Apply gateU1 : (U1 j 1i) j 2i : : : j ni = j 01i j 2i : : : j ni
Apply gateU2 : j 01i (U2 j 2i) : : : j ni = j 01i j 02i : : : j ni
Apply gateUn : j 01i j 02i : : : (Un j ni) = j 01i j 02i : : : j 0ni
Parallel application : (U1 
 U2 
 : : :
 Un) j 1 2 : : :  ni
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One of the most used multiqubit gates is CNOT (controlled-NOT). The gate has two
inputs, known as control and target qubit, and, being a two-qubit gate, is de୮ୢned as a 4  4
matrix. The CNOT conditions a bit ୯୳ip of the target qubit on the control qubit being in
the j1i state. For example, the j10i is transformed into j11i if the ୮ୢrst qubit is the control
and the second is the target. The CPHASE is similar to CNOT in the sense that it has a con-
trol and a target qubit, but it conditions a phase ୯୳ip on the target if the control is j1i. The
CPHASE is control/target symmetric, as it transforms only the j11i state (Z j0i = j0i).
CNOT =
0BB@
1 0 0 0
0 1 0 0
0 0 0 1
0 0 1 0
1CCA CPHASE =
0BB@
1 0 0 0
0 1 0 0
0 0 1 0
0 0 0  1
1CCA
CNOT : j00i ! j00i ; j01i ! j01i ; j10i ! j11i ; j11i ! j10i
CPHASE : j00i ! j00i ; j01i ! j01i ; j10i ! j10i ; j11i !   j11i
The above state transformations illustrate that CNOT is a generalisation of classical XOR
because j i ji ! j i j  i. Furthermore, CNOT and CHPASE are their own inverse,
meaning that CNOTy = CNOT and CPHASE = CPHASEy. A state is lef୴ unchanged if
CNOT or CPHASE are applied twice.
Entanglement is a quantum speci୮ୢc phenomenon and it is modelled by the tensor prod-
uct postulate. States that are a tensor product of other states are called separable statॶ, but
a state that cannot be expressed as a tensor product is an entangled state. The Bell statॶ are
of୴en used as examples of such states.
B00 =
j00i+ j11ip
2
B10 =
j00i   j11ip
2
B01 =
j01i+ j10ip
2
B11 =
j01i   j10ip
2
Entangled states are the result of applying entangling gates, like CNOT.
j00i H1 ! j+0i = 1p
2
(j00i+ j10i) CNOT   ! B00
Similarly to how classical Boolean circuits are entirely constructed by using logic gates
from the set fAND;OR;NOTg, arbitrary quantum computations can be formulated from
a reduced set of quantum gates. Universality can be achieved by using a universal gate set.
One such set consists of CNOT (for its entangling action) and all the single qubit arbitrary
gatesNC10. However, there is a continuum of single qubit gates, while a reduced set of gates
would be of a higher practical relevance.
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The de୮ୢnition of a reduced gate set is based on the the Solovay-Kitaev (SK) theoremDN06,
which is a central result in quantum computation. The theorem shows that, roughly speak-
ing, if a set of single-qubit quantum gates generates a dense subset of all quantum gates, that
set is guaranteed to rapidly generate the set of unitary matrices of size 2 and determinant
1. It is possible to obtain good approximations to any desired gate using relatively short se-
quences of gates from the given generating setDN06.
Very of୴en the fH;Z;X;T;CNOTg set is used to express arbitrary quantum computa-
tions by any desired accuracy of approximation. The Hadamard will construct superposi-
tions, the T gate is used for Z-axis rotations like P = TT, and the Rx(=2) rotational gate
is implemented by the sequential application ofHTTH = HPH. This reduced gate set has
also the advantage that there are knownmethods to implement it fault-tolerantly.
Another widely used set of gates is the Clifford group that consists of the CNOT gate, the
Pauli gatesX;Y;Z and the single qubit Hadamard gate and the P gate. The missing T gate
from the set renders the Cli୭ford group as not universal.
2.1.2 Qঞঊগঝঞখ ঌ঒ছঌঞ঒ঝজ
It is possible to visualise a quantum circuit as a series of gates acting on the qubits that are
abstracted as wirॶ. The wires do not have a direct physical representation, but are associ-
ated to a temporal axis. The inputs are on the lef୴ of the diagram, the outputs on the right,
and in each time step a quantum gate is applied to a qubit’s state abstracted by the wire.
It is standard to assume the inputs being initialised in the computational basis j0i, and, if
otherwise, this will be indicated. Qubits, aiding during the construction of a circuit’s func-
tionality (are similar to temporary variables in programs), are called ancilla.
The control qubit is identi୮ୢed by a black dot for the controlled-gates, and a vertical line
connects the control to the target. Due to being similar with the classical XOR gate, the tar-
get of CNOTwill be marked with, but for CPHASE the target is also marked by a black
dot. This notation results from the fact that the basis state transformation of the CPHASE
is independent of which qubit is target or control. For a two qubit system,
qc (control
qubit) and
qt (target qubit), CPHASE qcqt = CPHASE qtqc. Measurements in the
computational basis are represented by NM , while /.-,()*+B indicates a qubit measurement inthe basis B.
In contrast to classical circuits, no FANOUT is allowed in quantum circuits, as gates are
reversible matrices. Furthermore, a FANOUTwould allow information to be copied, which
is impossible for quantum information, as stated by the no-cloning theoremNC10. If a unitary
transformation COPY exists, and is able to copy at least two states j i and ji over a quan-
tum register that is initialised into jsi, the unitary gate COPY will preserve the inner prod-
uct. Moreover, because the states are normalised, the inner product will equal its square. It
follows that either the states are equal (h ji = 1) or orthogonal (h ji = 0) but not
arbitrary.
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(a)
  
(b)
  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
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a  a
b  b
c  (c ab)
(d)
Figure 2.2: Quantum circuits: a) The Bell states are constructed by using the inputs j00i, j01i, j10i and j11i; b) A
j0i ; j1i copying circuit; c) Swapping the states of two qubits using 3 CNOTS; d) The Toffoli gate.
COPY j i jsi = j i j i
COPY ji jsi = ji ji
h ji = (h ji)2
h ji = 0! j i = ji
h ji = 1! j i ; ji are orthogonal
The orthogonality constraint reduces heavily the generality of such a COPY gate. The di-
rect implication is that, such a mechanism can only exist, for example, for j0i and j1i states
(see Figure 2.2b), but the circuit will not copy the j+i state.
Although copying information is impossible, it is possible to swap quantum states. Com-
pared to classical communication networks, where practically moving information between
destination and source is performed by copying the information from the source and delet-
ing it af୴erwards, in the quantum regime information is directly moved through swapping.
Two completely arbitrary states can be swapped by the application of a CNOT sequence, as
illustrated in Figure 2.2c.
j i ji = 00 j00i+ 01 j01i+ 10 j10i+ 11 j11i
CNOT1   ! 00 j00i+ 01 j01i+ 11 j11i+ 11 j10i
CNOT2   ! 00 j00i+ 01 j11i+ 10 j01i+ 11 j10i
CNOT3   ! 00 j00i+ 01 j10i+ 10 j01i+ 11 j11i
R঎ট঎ছজ঒ঋক঎ ঌঘখঙঞঝ঒গঐ
The interest in classical reversible computing was initially motivated by Landauer’s princi-
ple, which states that the erasure of information is dissipating energyNC10. Not erasing in-
formation equates to not allowing FANINs in the circuits, and this is the case for quantum
circuits, which, due to the linearity of quantum computing, have an equal number of input
and output qubits.
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The practical impact of heat dissipation in classical circuits, which is a problem that hard-
ware designers try to reduce, increased the relevance of the reversibility discussion. The ini-
tial hope was that computers might become more energy-e୭୮ୢcient if classical computations
would be reversible. Most gates are not reversible, and classical computation can only be re-
versed if these gates are reinterpreted as linear transformations. For example it is not possible
to infer the inputs a and b af୴er the application of anAND gate that resulted in the output
c,AND(a; b) = c. The same observation holds forOR,XOR and, in general, for all the
two input and one output gates. TheNOT gate is however reversible as it’s output is the
negation of the input, and no information is erased.
A possible solution for reversing classical computations is to express the circuits using
the Toffoli gate (see Figure 2.2d). The gate is a double controlled gate, has three qubits as
inputs and two of them control the bit ୯୳ip of the third qubit. Its action is expressed as the
function toffoli(a,b,c)=(a,b,c ab). By using To୭foli gates, arbitrary classical circuits can be
completely constructed in a reversible manner. For example, the classical NAND gate is
implemented as toffoli(a; b; 1) = (a; b; 1  ab) = (a; b;:(ab)), and the FANOUT is
toffoli(1; a; 0) = (1; a; 0  a) = (1; a; 0  a). As classical universality can be achieved by
using exclusively NANDs and FANOUTs, it results that classical circuits can be transformed
into reversible ones, as classical gates are functions of NANDs. The NAND constructions
ofAND;NOT and theOR gates are:
AND(a; b) = NAND(NAND(a; b);NAND(a; b))
OR(a; b) = NAND(NAND(a; a);NAND(b; b))
NOT(a) = NAND(a; a)
A di୭ferent approach towards a formulation of classical reversibility starts from the quan-
tum computing paradigm. In general, restricting a quantum copying gate only to orthogo-
nal states is equivalent to reducing the representational power of quantum states. An arbi-
trary quantum state is described by 2n complex amplitudes associated to computational ba-
sis states, whereas the orthogonal states, used in reversible computations, are representable
by classical binary strings. Hence, classically simulating a copying gate does not introduce
an exponential overhead. Such a reduced gate limits the computational power of a quan-
tum circuit into one of a classical circuit. Maintaining the reversibility aspect of quantum
computing, but considering only the copying of binary orthogonal states leads to reversible
classical computing. Reversible circuits do not provide features of quantum circuits such as
entanglement and state superposition.
Iগএঘছখঊঝ঒ঘগ ঝ঎ক঎ঙঘছঝঊঝ঒ঘগ
Quantum information (qubit states) cannot be copied, but there are ways tomove informa-
tion from one qubit to another through quantum state teleportationBBC+93 (see Figure 2.3).
The teleportation circuit is de୮ୢned over three qubits. The state j i =  j0i +  j1i (up-
per qubit) will be teleported using a Bell state (lower qubits) constructed using the circuit
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(a) (b)
Figure 2.3: Teleportation circuits. The qubits indicated by the accolades are initialised into theB00 state: a) Circuit for
teleporting a qubitNC10; b) Circuit for the remote CNOT JP05.
X-measurement Z-measurement State Correction
0 0  j0i+  j1i I
0 1  j0i    j1i Z
1 0  j1i+  j0i X
1 1  j1i    j0i XZ
Table 2.2: Teleportation of the state j0i +  j1i is probabilistic and themeasurement results dictate the necessary
corrections of the output state
from Figure 2.2a. The entangled pair of qubits will be shared between two communica-
tion parties (A and B received each a qubit from the Bell pair), andAwould like to send
j i to B. Measuring the qubit’s state would destroy the state, such that another method for
moving the state is necessary. It would be possible forA to entangle j iwith its Bell-pair-
qubit (the CNOT in the circuit). The resulting three-qubit state is entangled, implying that
j i is in a way already shared betweenA and B. IfAmeasures its two qubits in theX and
in the Z-basis, the resulting state of B’s qubit will beXm1Zm2 j i, wherem1 andm2 indi-
cate the measurement results. Note that theX-basis measurement is an application of the
Hadamard gate followed by a Z-measurement.
TheXm1Zm2 correction is a direct result of the measurements being probabilistic. There
is a 25ॎ probability that j i is correctly teleported, and Table 2.2 contains the measurement
outcomes, the resulting output states and the necessary corrections. The ୮ୢnal state of B is
corrected depending on theX=Z-measurement results. The correction mechanism is illus-
trated in circuit diagrams by double vertical lines connecting the measurements to theX=Z
gates.
Af୴erA performs the two measurements the corrections are communicated to B using
classical means, as the measurement results are classical bits. This type of teleportation is
consistent with the LOCC (local operations and classical communication) paradigm. While
the state j i is not communicated to B instantly, perfect quantum teleportation cannot
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j i  /. -,() *+X
j0i  Z j i
(a)
j i  /. -,() *+Z
j+i  X j i
(b)
jci  /. -,() *+Z j0i 
j+i    /. -,() *+X
jti 
(c)
Figure 2.4: Circuits for teleporting the state of a source qubit to a neighbouring destination qubit, and a circuit for
performing a CNOT between neighbouring qubits.
be faster than the speed of light. Furthermore, in a LOCC scenario the CNOT cannot be
applied in a direct fashion between two qubits that are geographically separated, and for this
reasonA and B have to share a previously constructed Bell pair. The remote CNOT circuit
presented in Figure 2.3 contains the control (A side) and target (B side) qubits including the
Bell pair that enables the CNOT function.
Teleportation between two neighbouring qubits can be performed in the absence of the
LOCC restriction (see Figure 2.4). In this situation, information is teleported af୴er initial-
ising the destination qubit to either j0i or j+i, entangling the source with the destination
qubit using a CNOT, and ୮ୢnally measuring the source qubit into theX- or Z-basis. Neither
these circuits perform a perfect teleportation and the measurement results have to be inter-
preted such that corrections are applied on the circuit outputs. The action of these circuits is
equivalent to the execution of a state swap (see Figure 2.2c), and the circuits are refered to in
the literature as swapping circuitsNC10.
2.1.3 Gঊঝ঎ ঝ঎ক঎ঙঘছঝঊঝ঒ঘগ
Information teleportation is a linear transformation of the destination qubit, such that
its state is exactly the state of the source qubit. At the same time quantum gates are linear
transformations, and information teleportation can be extended into gate teleportation.
The direct result consists of teleported versions of the quantum gates from the discrete set
fP;T;H;CNOTg, where the Pauli gates could be implemented using the teleported T and
P gates, because P = T2, Z = P2,X = HZH. The HadamardH gate is the application
of three consecutive rotational gates: Rz(=2) followed by Rx(=2) and an Rz(=2) again,
where P = Rz(=2).
The following derivation of rotational gates using teleportation circuits resembles the
approach presented inZLC00. Gate teleportation circuits, based on the similarities to the in-
formation teleportation circuits, consist of an entagling gate (CNOT), an ancilla qubit and
the measurement of one the qubits. Constructing the gate teleportation requires to estab-
lish the following parameters: 1) the initial state of the ancilla; 2) which qubit will be control
or target of the CNOT; 3) the basis of the ୮ୢnal measurement; 4) the necessary corrections.
The initial state of the ancilla is inferred af୴er taking into consideration that gate telepor-
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tation acts as a black box that outputs an Rx or Rz rotated instance of an input state. It is
known that Rx commutes with the target of CNOT, and Rz commutes with the CNOT
control. Hence, in the Rz gate teleportation (see Figure 2.4b) the qubit corresponding to
output (un-measured) will control the CNOT, and in the Rx gate teleportation (see Fig-
ure 2.4a) the output qubit will be targeted by the CNOT.
Rz()CNOTc = CNOTcRz()
Rx()CNOTt = CNOTtRx()
The above observation enables the comparison of the gate teleporation circuits to the
ones from Figure 2.4. The circuit in 2.4a is the structure of the teleported Rx, while 2.4b
represents the structure of the teleported Rz. The only aspect that remains to be established
is the states of the circuit ancillae. These states are inferred based on the above commutation
properties, and it follows that the ancillae will be Rx j0i and Rz j+i.
In particular, a special kind of states calledmagic statॶ is used for gate teleportationsBK05,
the major property of magic state being that there are knowmechanisms for using them
fault-tolerantlyFMMC12. Magic states are used in the de୮ୢnition of a quantum computational
model, in which the only required elementary operations are: 1) Cli୭ford gates; 2) the initial-
isation into j0i and magic states; and 3) measurements in the computational basis. Two of
the most commonmagic states are jYi and jAi.
jYi = 1p
2
(j0i+ i j1i) = P j+i = Ryx(=2) j0i
jAi = 1p
2
(j0i+ ei=4 j1i) = T j+i
The teleported Rx(=2) (R2x = Rx(=2)) uses jYi, the teleported P (R2z = Rz(=2)) uses
the jYi state, too, and for the T (R4z = Rz(=4)) the jAi state is employed. Having derived
the circuits for the gate teleportations, the corrections necessary at the circuit outputs of
each of the three circuits have to be inferred.
Computing the corrections starts from the ones included in the information teleporta-
tion circuits; and the commutation properties between the Pauli corrections and the rota-
tional gates are used. For example, in the teleported Rx case the commutation between Z
(see Figure 2.4a) and Rx is necessary.
For Rx there are two possibilities to perform a =2 rotation around theX-axis (depend-
ing on the direction of the rotation). Either the R2x gate or its conjugate ( =2 rotation)
is implemented. The only di୭ference between these options consists in the set of required
corrections. The Rx( =2) rotation commutes with the target of the CNOT, and trans-
forms the j0i state into jYi. Therefore, if theX-measurement result is j+i, no correction is
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 /. -,() *+Z j i  /. -,() *+Z
j+i  X T jAi  PX
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Figure 2.5: Achieving the effect of the rotational gates by using themagic states jAi ; jYi and corresponding teleporta-
tion circuits: a) The construction of the teleportedT gate; b) The construction of the teleportedP gate.
required. For the j imeasurement result, af୴er commuting the initial Z-correction to the
right of R2yx , the ୮ୢnal correction (up to global multiplicative factors) will be ZX.
measurement result j i : R2yx Z = ZR2x = (XZ)R2yx ; XZ correction
The implementation of the teleported R2x resembles the one of the conjugate gate. For the
previous implementation the j+imeasurement result signaled no correction as the output
state was rotated by =2. For the current implementation the rotation should be =2, and
a correction by Rx() = X is necessary. The j i result indicates a Z correction, seen as the
result of lef୴-commuting the R2yx through the initial correctionXZ.
measurement result j+i : R2yx X = R2x; X correction
measurement result j i : R2yx (XZ) = (XR2x)(XZ) = R2xZ; Z correction
The teleported T gate is based on the circuit from Figure 2.4b. Af୴er measuring the j0i
state the output of the circuit is correct and corresponds to T j i. Measuring j1iwill indi-
cate a necessary correction. The information teleportation circuit contained anX correc-
tion, such that the ୮ୢnal correction is computed af୴er lef୴-commuting TwithX.
measurement result j1i : TXP = XT; because PTy = T; PX correction
The PX correction from the T gate implies that there should be a teleported implemen-
tation of the P gate. This is indeed possible if instead of jAi the jYi state is used (jYi =
P j+i). The corrections of the teleported P gate are computed by noting thatXP = PyX,
and it follows that this implementation necessitates anXZ correction signaled by the mea-
surement outcome j1i.
TX =

1 0
0 ei4

0 1
1 0

=

0 1
ei4 0

= e i4

0 e i4
1 0

= XTy
Gate teleportation circuits allow the application of remote gates, and CNOT can be also
applied remotely. This version of CNOT is enabled by the single bit teleportations (see
Figure 2.4c) and is useful in nearest-neighbour quantum computing architectures. In such
architectures the remote application of quantum gates is restricted, due to technological
factors, only on qubits that are physically neighbouring.
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Gate e1 v1 e2 v2
I 1 j0i 1 j1i
X 1 j+i  1 j i
Y 1 (i; 1)T  1 ( i; 1)T
Z 1 j0i  1 j1i
Table 2.3: The eigenvalues and the eigenvectors of the Pauli gates
2.1.4 Sঝঊঋ঒ক঒জ঎ছ এঘছখঊক঒জখ
The exponential di୭୮ୢculty of describing the evolution of a quantum system originates from
the fact that, by incrementing the number of qubits operated on, the dimension of the state-
space is doubled. Nevertheless, the eigenvalue properties of the Pauli gate set can be used to
improve the representational overhead of a speci୮ୢc class of circuits. The Pauli gates have1
eigenvalues, and the key idea is to represent quantum states as 1 eigenvectors. The eigenval-
ues and the eigenvectors of the Pauli gates are enumerated in Table 2.3.
The Pauli gates form a group under multiplication, and for a single qubit it consists of
all the Pauli gates with multiplicative factors1 andi. The Pauli group for n qubitsGn
consists of the n-fold tensor products of the Pauli matrices fromG1. The standard stabiliser
notation is to drop the tensor product symbol when referring to the product of matrices:
for example,XZwill be readX
 Z.
G1 = fI;iI;X;iX;Y;iY;Z;iZg
For a subgroup ST  Gn ( I =2 ST) called the stabiliser, the states that are stabilised by
ST are 1 eigenvectors of the stabilisers s 2 ST. The state j1i is the 1-eigenvector of Z, and
ST1 = f Zg  G1 stabilises j1i. Another example is the Bell state B00 which is stabilised
by ST2 = fX1X2;Z1Z2g, whereX1X2 jB00i = jB00i and Z1Z2 jB00i = jB00i. The group
ST is generated by a set of size that equals the number of qubits, and the order of the com-
plete group is exponential in the size of the generating set. The generator set may contain
also trivial identity stabilisers of the form I0 : : : In. A stabiliser generating set containing g
non-trivial stabilisers will stabilise 2n g statesNC10.
For the previous examples, the ST sets presented were actually the generators of the ST-
group. It can be noticed that (X1Z1)(X2Z2) is a stabiliser of jB00i, too, and the neutral
element of matrix multiplication is generated by (X1X2)2 = (I1I2). The generators of the
stabiliser subgroup represent particular states in a very compact manner. Furthermore, the
stabiliser formalism is the basis for introducing error-correction mechanisms for quantum
information.
The normaliser N(Gn) ofGn is de୮ୢned as the set of gates that transforms elements ofGn
into elements ofGnNC10. The normaliser is usally called the Clifford group. The de୮ୢnition of
this group is based on the observation that if the state j i is stabilised by s, then the applica-
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Gate Input Output Gate Input Output
CNOT
X1 X1X2
CPHASE
X1 X1Z2
X2 X2 X2 X2
Z1 Z1 Z1 Z1
Z2 Z1Z2 Z2 X1Z2
H X Z X X XZ X Z -Z
P Z Z Z X -XX Y Z Z
Table 2.4: Transformations of the elements of the Pauli group under conjugation by gates from its normaliserNC10.
tion of the gateU is computed according to Equation 2.6.
s j i = j i ; s 2 ST
U j i = Us j i = (UsUy)U j i
Under conjugation the gates from fCNOT;H;Pg  N(Gn) transform si 2 Gn into
so 2 Gn, and the gates generate the normaliser ofGnNC10. Table 2.4 enumerates the stabiliser
transformation for the gates that are used throughout this work.
Not all the quantum gates are in the normaliser. For example, the T gate transforms the
stabiliserX into a superposition of stabilisers. This shows that it is not a normaliser gate.
Representing a circuit with T gates (or any other non-stabiliser gates) using the stabiliser
formalism requires doubling the set of stabilisers each time a T is encountered (see Equa-
tion 2.6). Hence, the application of T gates results in an exponential increase of the ob-
served state space. Due to this overhead, the stabiliser formalism cannot be used to represent
universal quantum computations and their quantum states. The representable states still
contain superposition and entanglement (due toH and CNOT).
TZTy = Z ; TXTy = X+ Yp
2
(2.6)
The stabiliser formalism can be used to e୭୮ୢciently simulate quantum circuits consisting
of the fCNOT;H;Pg gates by representing the stabilisers as a table (tableauAG04). These
gates are called Clifford gates. The result is known as the Gottesman-Knill theoremAG04,
and an application of the theorem is the CHP circuit simulatorAG04 that uses tables contain-
ing (2n + 1)-bit long rows for representing the stabilisers (X and Z) together with the phase
(positive or negative) of the associated state. During simulation the state stabilisers are con-
stantly updated af୴er each application of a gate by applying the transformation properties
from Table 2.4.
State initialisation and the application of gates using the stabiliser formalism are direct
applications of the stabilisers’ transformations under conjugation by the gate matrix. The
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formalism supports state measurements, too, and the commutation properties of the Pauli
gates are used (see Figure 2.6). A stabiliserm to be measured either commutes with all the
generators s 2 ST, or it anti-commutes with one of the generators. Ifm anti-commutes with
more then one generators s1; s2 : : : sn, then it can be shown that replacing s2 by s2s1; : : : ; sn
by sns1 leaves only s1 anti-commuting withmNC10.
Ifm anti-commutes with one generator, then the measurement output will be random,
with the probabilities p(m) = p( m) = 0:5NC10. For example, measuring the Z stabiliser
of anX-stabilised qubit is equivalent, in the quantum circuit formalism, to performing a Z-
measurement of the j+i state, which results in either j0i (stabilised by Z) or j1i (stabilised
by Z). In the table representing the stabilisers, the row containing si will be updated to
re୯୳ectm.
Ifm commutes with all the generators s, then it is a member of the stabiliser set (m 2 ST)
becausem j i = (sm) j i = m(s j i). The measurement result will be deterministic,
and the phase of the result is indicated by the multiplication of the phases associated to the
generators.
The computational complexity of stabiliser circuit simulation using the CHP isO(n2).
The application of a stabiliser gate is linear in the number of stabilisers that have to be up-
dated, but measurement is more complex. Af୴er checking ifm anti-commutes with at least
one stabiliser, the table is updated using a method similar to Gaussian elimination. An
improvement proposed by AaronsonAG04 reduces the update complexity fromO(n3) to
O(n2).
1 2
0 Z I
0 I Z
(a)
1 2
0 X I
0 I Z
(b)
1 2
0 X X
0 Z Z
(c)
1 2
0 Z I
0 Z Z
(d)
1 2
1 Z I
0 Z Z
(e)
1 2
1 Z I
1 I Z
(f)
Figure 2.6: The transformations of the stabiliser table for the circuit from Figure 2.2a. If the circuit contains anX-
measurement on the first qubit and anZ-measurement on the second qubit, the last three tables illustrate the stabilisers
after measurement. a) The initial stabilisers corresponding to the input j00i state; b) The Hadamard on the first qubit
transformsZ intoX; c) The CNOT having the control on the first qubit and the target on the second qubit transforms
XI ! XX and IZ ! ZZ; d) TheZmeasurement will result inZ and the phase is indicated by 0; e) Themeasurement
result Z is indicated by the phase value 1. f) The stabiliser IZ is generated by (ZI)(ZZ) = IZ, and aZ-measurement
result of the second qubit is stabilised by Z.
2.1.5 Gছঊঙ঑ জঝঊঝ঎জ
Graphs are useful for representations of stabiliser statesHEB04 and were used for introduc-
ing novel paradigms of quantum computingRBB03. Graphs were also used for an even more
e୭୮ୢcient simulation of stabiliser circuitsAB06. The measurement operation in the CHP sim-
ulator had a complexity ofO(n2), whereas the graph representation of stabiliser states en-
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ables the reduction of the measurement complexity toO(n log(n)), for stabiliser circuits of
n qubits.
Graph states abstract qubits as vertices and the interactions between them as edges. Each
vertex has an associated VOP (vertex operators), the key idea being that any stabiliser state is
transformed into a graph state by applying a tensor product of local Cli୭ford operations (as
in LOCC, the CNOT gate is not included) that are saved in the VOPs.
According toAB06, an n-qubit graph state jGi is a quantum state associated with an undi-
rected graphG = (V;E), whose jVj = n vertices correspond to the n qubits, while the
edges E describe quantum correlations, in the sense that jGi is the unique state satisfying
the n eigenvalue equations
K(a)G jGi = jGi ; a 2 V
withK(a)G = Xa
O
b2nbgha
Zb
where the neighbourhood of a, ngbha := fbjfa; bg 2 Eg, is the set of vertices adjacent to a.
(a) (b) (c) (d)
Figure 2.7: Graphs states (VOPs are not indicated): a) A graph state consisting of 5 qubits arranged as a star; b) The
resulting graph after measuring qubit 3 in theZ-basis; c) The resulting graph after measuring qubit 3 in theY-basis; d)
The resulting graph after measuring qubit 3 in theX-basis.
A graph state jGni on n qubit is constructed by initialising it into the jGni = j+ : : :+i
state and applying CPHASE on all pairs of neighbouring qubits (see Figure 2.8). The sta-
biliser tables (phase bits are neglected, and empty cells stand for I) from Figure 2.8 illustrate
the construction of the graph state from Figure 2.7a. The deletion of graph edges is per-
formed by re-applying the CPHASE gate between two qubits already connected by an edge.
For example, if the graph vertices were initialised into j0i, then their VOPs would contain
H for the beginning. Transforming j0i ! j+iwould result in the application ofH to each
VOP, leaving them VOP = fIg.
GraphSim is a stabiliser circuit simulator based on the graph representation of stabiliser
statesAB06, and its key advantage over the table simulation technique is the way measure-
ments are performed. The implementation of the simulator will not be detailed, but it is
important to mention the rules how the edges and the VOPs are updated. The discussion
refers to the corrections that depend on the measurement result r 2 f0; 1g. Measuring in
one of the basism 2 fX;Y;Zgwill result in one of the eigenvalues ofm being returned (see
Table 2.3) which are of the form ( 1)r.
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X
X
X
X
X
(a)
1 2 3 4 5
X Z
X
Z X
X
X
(b)
1 2 3 4 5
X Z
X Z
Z Z X
X
X
(c)
1 2 3 4 5
X Z
X Z
Z Z X Z Z
Z X
Z X
(d)
Figure 2.8: Construction of the graph-state from Figure 2.7a. a) The five qubits are initialiased into the j+i state; b)
Qubit 3 is entangled to qubit 1 using the CPHASE gate; c) CPHASE between qubits 3 and 2; d) The final stabiliser table
after entangling qubit 3 to the qubits ngbh3 = f1; 2; 4; 5g.
Every element C 2 VOP is a Cli୭ford gate (normaliser ofGn), and, in general, perform-
ing a computational basis measurement is equivalent to measuring in one of the fX;Y;Zg
basis. The element C transforms the measurement basis into the same or another measure-
ment basis, due to the conjugation properties of the Pauli gates. Measurement transforma-
tions and howmeasurement results are complemented were derived inHEB04.
The deletionCLN05 of qubits and edges is performed by Z-measurements, and the mea-
surement result is random (see for example the measurement of qubit 3 in Figure 2.8). In
the following the symmetric set differencewill be used to update the set of edges, where
AB = (A [ B) n (A \ B). A measurement of the Y observable requires the complemen-
tation of the graph edges and VOPs set according to:
E = Ef(b; c)jb; c 2 ngbhag
Cb = CbRz(=2)(y); for b 2 ngbha [ fag
Cb 2 VOPb; y in the paranthesis is applied for r = 1
TheX-measurement is more complex, as it requires more edge operations and VOP up-
datesAB06. The measurement result r is random, too.
E = Ef(c; d)jc 2 nbghb; d 2 nbghag
ff(c; d)jc; d 2 nbghb \ nbghagg
f(b; d)jd 2 nbgha n fbgg
Cc =
8>>>>>><>>>>>>:
CcYr; for c = a
CcRy(=2)(y); for c = b; y in the paranthesis is applied for r = 1
CcZ; for c 2
(
ngbha n ngbhb n fbg; for r = 0
ngbhb n ngbha n fag; for r = 1
Cc; otherwise
The following examples illustrate howmeasurements a୭fect a graph-state. The result of
measuring qubit 3 from Figure 2.7a in the Z-basis is illustrated in Figure 2.7b. Measuring
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the central vertex in the Y-basis generates a new graph which is the complement of the initial
oneHEB04, and the updated VOPs will contain the P Cli୭ford gate (see Figure 2.7c). Should
a second vertex of this graph be measured in the Y-basis, the measurement would results
into anX-basis measurement as PYPy = Rz(=2)YRz(=2)y = X. Finally, theX-basis
measurement of qubit 3 is illustrated in Figure 2.7d, where qubit 5 (in the previous update
rules this referred as qubit b) was considered the neighbour of qubit 3.
2.2 M঎ঊজঞছ঎খ঎গঝ-ঋঊজ঎঍ চঞঊগঝঞখ ঌঘখঙঞঝ঒গঐ
Teleportation based techniques for computing were introduced before ameasurement based
quantum computing (MBQC) was formulated. MBQC takes the concepts of teleportation
and measurement further and the major characteristic of this paradigm is the constructive
usage of measurements. This contrasts to the assumption that measurements are destructive
and collapse the state of a quantum system into one of the two eigenstates of the measured
observable (e.g., j0i or j1i for Z).
Restricting the possible operations only to qubit measurements is possible if the mea-
sured quantum state is prepared beforehand in a particular manner where the entangle-
ment necessary for the computation is embedded into the input state. The temporal order
and the type of the single qubit measurements applied to the composite input state de୮ୢnes
themeasurement pattern. For example, the measurement pattern fX3;X1;X2g applied
on the three-qubit state
q1q2q3 implies that ୮ୢrst qubit q3 isX-measured, followed byX-
measurements of the qubits q1 and q2. The construction of the
q1q2q3 state is explained
af୴er the applications of MBQC are enumerated.
TheMBQC paradigm allows the existence of specialised entanglement-centres (similar to
computing centres) that prepare large lattices of entangled qubits, and a client would receive
a prepared cluster-state, which he only has to measure in order to perform computations.
AnMBQC computation would also support a computation scenario that is similar to cloud
computing: a client sends to the entanglement-centre the measurement-patterns, and af୴er
the computation is ୮ୢnished the client receives its output. It is possible to perform this kind
of cloud-like computation blindly, meaning that the entanglement-centre will not know
what it computesBFK09,BKB+12. From a theoretical perspective the relevance of the property is
mirrored in perfectly secure computations performed on untrusted remote platforms.
MBQCwill be introduced as an application of graph states, by using the structure of
cluster statॶ, which are states represented as planar graphs having the vertices arranged into
squares (see Figure 2.9a). The relation betweenMBQC and teleportation-based compu-
tational schemesNC10 has been investigated inCLN05,AL04,JP05. The following introduction to
MBQC starts from the construction of rotational gates using teleportation-based circuits
operating on graph-states.
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(a) (b) (c) (d)
Figure 2.9: Elements ofMBQC: a) A 3  3 graph state illustrative of the lattice structure used for computing; b) The
most common single-qubitMBQC gatesRBB03 can be implemented using a linear graph consisting of 5 qubits, where the
input state is at the left, and the output is at the right. Themeasurement order is from left to right, and themeasurement
angles in the equator plane of the Bloch sphere are indicated on the individual qubits. In their top-down order the pre-
sented implementations are an arbitrary rotation, anRz(), aP gate and a Hadamard gate; c) The CNOT gateRBB03; d) A
second possible implementation of the CNOT gate.
  H  H  Rz() Rz() 
 H  H   
Figure 2.10: The CPHASE gate implemented by twoHadamard gates surrounding the target of a CNOT.
(I
Hc)CNOT(I
Hc) = CPHASE, and theRz rotational gates commute with the control of the CNOT.
MBQC ঐঊঝ঎জ
Arbitrary rotational gates around theX and Z axis are building blocks of unitary gates (see
Equation 2.3) enabling the universality of MBQC. The CNOT gate is not directly sup-
ported, as the measurements are performed on single qubits. However, the structure of the
underlying cluster state can be used by noting that a CPHASE gate between two qubits is
formed by a CNOT surrounded by two Hadamard gates (see Figure 2.10).
MBQCখ঎ঊজঞছ঎খ঎গঝ ঙঊঝঝ঎ছগজ
The Z-measurement of a graph state vertex removes the vertex and its incident edges, and
as a result, in the MBQCmodel, measurements are performed in the so-called equator of
the Bloch sphere (the plane de୮ୢned by theX and Y axis). The general measurement basis
is B() =
n
j0i+eij1ip
2
; j0i e
ij1ip
2
o
, where the angle  is chosen such that arbitrary rotated
measurements can be implemented.
A quantum computation expressed as a quantum circuit is directly mapped to anMBQC
computation by translating each quantum gate into a pattern of measurements applied to
the cluster states similar to the one from Figure 2.9a. Unnecessary cluster qubits (not re-
quired for the computation) are removed by Z-measurementsRBB03. In Figures 2.9b and 2.9c
the measurement patterns for some of the most common gates are presented. The measure-
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j i  /. -,() *+X j i  H NM j i  H NM
j i H j0i  H j+i H  H j+i 
Figure 2.11: Derivation of theMBQCHadamard gate construction using CPHASE circuit identities.
ment diagrams are based on the observation from Equation 2.7 whereX-rotations are for-
mulated using the Hadamard gate and Z-rotations. Equation 2.3 will be rewritten as Equa-
tion 2.8 for three measurement angles ; ; , and Equation 2.9 will express the unitaryU.
Rx() = HRz()H (2.7)
U = Rz()HRz()HRz() (2.8)
U = H(HRz())(HRz())(HRz()) (2.9)
There are two possible constructions for a Hadamard gate. The lef୴most circuit from
Figure 2.11 represents the state j iwhich is transformed by a Hadamard gate, but by using
a teleportation (ancilla state initialised into j0i, CNOT andX-measurement) the circuit can
be redrawn. Using the CPHASE identities from Figure 2.10, the third circuit will consist of
the ancilla state initialised into the j+i state, and a CPHASE is used instead of the CNOT.
TheX-measurement is probabilistic, and the output will be equivalent to the ZmH j i,
wherem indicates the measurement result. This observation is also supported by the VOP
update rules of measuring in theX-basis one qubit of a 2-vertex cluster state.
j i j+i = a j00i+ a j01i+ b j10i+ b j11i
CPHASE ! a j00i+ a j01i+ b j10i   b j11i
M1x ! a j+0i+ a j+1i+ b j+0i   b j+1i = j+i (a j+i+ b j i)
M1x ! a j 0i+ a j 1i   b j 0i+ b j+1i = j i (a j+i   b j i)
The second Hadamard construction (see Figure 2.12) is performed by the rotationsH =
Rx( =2)Rz( =2)Rx( =2), and is represented by the measurement pattern consist-
ing of anX-measurement followed by three consecutive Y-measurements (see the bottom
measurement pattern in Figure 2.9b). A Hadamard gate in front of a Z-measurement can
be understood as anX-୯୳ipped Y-rotation Rx()Ry(=2), similarly to how a measurement
in the Y-basis is the equivalent of Py = Rz( =2)-rotatedX-measurement. The ୮ୢnal state
j 0i is (up to the required Pauli corrections) the transformation:
j 0i = (HPyH)Py(HPyH)
= Rx( =2)Rz( =2)Rx( =2) = H
The measurement pattern for the phase gate P is based on teleportation circuits, too, and
it is easy to verify that the implemented state transformation is (HH)Py(HH)which is cor-
rect up to a Pauli Z-correction. Without considering the Z-correction, the measurement
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j i  /. -,() *+X
j0i  H  Py /. -,() *+X
j0i  H  Py /. -,() *+X
j0i  H  Py /. -,() *+X
j0i  H j 0i
Figure 2.12: Derivation of theMBQCHadamard gate construction using single-bit teleportation circuits.
jci  /.-,()*+Z j0i  jci H  /. -,() *+X j+i  H
jci  j+i    /. -,() *+X j+i    /. -,() *+X
jti H  H jti H  H jti H  H
Figure 2.13: Construction of anMBQCCNOT gate starting from the entangling CPHASE gate by using circuit identities
and single-bit teleportation circuits.
pattern fX;X;Y;Xg (see the third measurement pattern in Figure 2.9b) implements the
P = (HPyH)Py(H) state transformation JP05. Af୴er using Equation 2.8, the P gate con-
struction is generalised into arbitrary Z-rotations (the second measurement pattern from
Figure 2.9b). Furthermore, arbitrary rotations are performed by the ୮ୢrst(top-most) mea-
surement pattern from Figure 2.9b.
The constructions of the CNOT gate using various measurement patterns were pre-
sented, for example, inRBB03 andAL04, but in the following the gate derivation starts from the
CPHASE gate by using teleportation circuit identities which, for simplicity, do not contain
the correction gates (see Figures 2.13 and 2.9d). The CPHASE is rewritten as a CNOT and
twoHadamard gates enclosing the target, implying that the simulated target qubit (lower
wire) requires a Hadamard transformation before it is operated on (see the ୮ୢrst Hadamard
gate construction), and requires to be transformed back by a Hadamard gate af୴er CNOT.
The teleportation circuit from Figure 2.4b is used to extend the initial circuit, and the re-
sult af୴er converting CNOTs to CPHASEs is the third circuit from Figure 2.13. The ୮ୢnal
diagram includes twoH gates on the upper qubits, as these result from decomposing the
CPHASEs. The simulated control qubit (top wire) should also be Hadamard transformed
before and af୴er the CNOT.
33
2.3 Fঊঞকঝ-ঝঘক঎ছঊগঝ চঞঊগঝঞখ ঌঘখঙঞঝ঒গঐ
Quantum information processing using qubits, quantum circuits and the MBQC compu-
tational model were assumed to exist and function in an isolated environment (excepting
initialisation and measurement). However, it is impossible to perfectly isolate a system in
reality, and unwantend interactions with other systems can perturb its functionality. For ex-
ample, the e୭fect of cosmic rays as sources of sof୴-errors in classical computer memories was
recognised inZL79, and it was predicted that even aggressive shielding of the memories would
result in a non-zero probability of faults and errors. The existing interactions between two
systems (e.g. universe and memory chip) is considered a source of interaction faults, which
af୴er activation result into errors, and can furthermore imply the failureALRL04 of one of the
systems. Classical fault-tolerant computer design techniques include the use of error detec-
tion and correction methods combined with the construction of redundancyAvi67, and these
key aspects are also used for building fault-tolerant quantum computers.
2.3.1 Pঞছ঎ ঊগ঍ খ঒ড঎঍ জঝঊঝ঎জ
The inherent vulnerability to errors (expressed as probability of errors) is best captured in
the context of fault-tolerance by the quantum operator formalism, which is motivated by
the distinction between between pure andmixed states. The change of perspective from
closed to open quantum systems is motivated by their evolution: open systems can start
from a pure state and end into a mixed state. The result of a quantum computation is grad-
ualy destroyed. A state is pure if its amplitudes (entries of the state vector) are exactly de-
termined, whereas a state is mixed if it represents a set of possible (pure) states that have an
associated probability. In order to express the mixture, the density operator is de୮ୢned as the
linear sum of the inner products of the pure states  i and their associated probabilities pi.
 =
X
i
pi j ii h ij
The criterion to decide if a state is mixed or pure is given by the trace of the squared den-
sity operator (matrix). For pure states tr(2) = 1, whereas for mixed states tr(2)  1.
The diagonal entries of the matrix correspond to the squared amplitudes of the orthonor-
mal states (e.g. computational basis states) that span the state vector, and the probability of
measuring the observableM0 is given by p(m) = tr(M0). Since the pure states are unit-
vectors, it follows that
P
i tr(Mi) = 1.
Mixed states cannot be represented by unit-vectors, and the density operator of a mixed
state is the weighted sum (
P
j pj = 1) of the constituent pure states density operators j, im-
plying that the probability of observableM0 is the weighted sum of individual probabilities.
Furthermore, the exponentiation of the density operator representing a mixed state (mix)
is the sum of the pure density matrices, weighted by the squares of probabilities pj; because
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p2  p, it follows that for mixed states tr(2mix)  1Ber08:
mix =
X
j
pj
pure
j
p(m) =
X
j
pjtr(
pure
j M0)
2mix =
X
j
p2j 
pure
j
The most general quantum operation formulated using the operator-sum representation
is presented in Equation 2.10, where the operator set fEkg contains the operation elements
(called Kraus operators) of the operationNC10, which satisfy the completeness relation (Equa-
tion 2.11).
!
X
i
EiEyi (2.10)X
i
EyiEk = I (2.11)
Quantum information processing can be expressed using density operators instead of
state vectors, and the postulates can be reformulated accordinglyNC10. A quantum system
is completely described by its density operator , whereas the evolution of a closed system
is an unitary transformationU, that takes  as input and outputs 0 = UUy. Quantum
measurements are a collection of measurement operatorsMm (previously observables). The
probability of measurement outcomem is p(m) = tr(MymMm), the state af୴er the mea-
surement is MmM
y
m
tr(MymMm)
, and the measurement operators satisfy the completeness equationP
mMymMm = I.
A system could be in the state I = 12 j0i h0j + 12 j1i h1j = 12I, which is a mixture ofj0i and j1iwith probability one half. The same density operator would result if the same
system was prepared with equal probability in the j+i and j i states. As a result, it is wrong
to conclude that two equal density operators correspond to equal states.
Mixed states have Bloch sphere visualisation, too; by extending the representation to a
Bloch ball, pure states are points on the surface of the ball, and mixed states are points inside
the ball. The di୭ference between pure and mixed states is more obvious when the states are
transformed by an unitary. For example, applying a Hadamard to j+i, the amplitudes of
the basis states interfere, resulting inH j+i = j0i. On the contrary, for I an incoherent
mixture of two states , the Hadamard transformationH(I)H = H(12I)H =
1
2
I leaves the
state unchangedBac06. On the Bloch ball, the evolution of a pure state into a mixed state is
visualised as moving points from the surface towards the inner of the ball.
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2.3.2 Qঞঊগঝঞখ ঌ঑ঊগগ঎কজ
The analog of classical communication channels are the quantum channels. The e୭fect of
quantum channels on input states is expressed by quantum operations, which are formu-
lated as operator-sums. The quantum channels are models of quantum state transforma-
tions in time under quantum noisePre98a,NC10.
The analogy to classical communication channels can start from the symmetric bit ୯୳ip
channel. For a classical bit, which undergoes a bit ୯୳ip with probability e, its state can be rep-
resented by a vector of probabilities p = (p0; p1), for p0 being the probability of 0, and p1
the probability of 1. The probabilistic transition (q = Ep) of the bit is formulated using the
linear transformation (E), where q = (q0; q1) represents the output probabilities.
q0
q1

=

1  e e
e 1  e

p0
p1

Quantum channels are acting like unitaries, lineary transforming an input state into an
output state, but the basis states amplitudes a୭fected. For example, given the probability p of
a bit ୯୳ip on the state j0i, the ୮ୢnal state is jfi = ((1   p)I + pX) j0i, resulting in the mixed
state f = (1  p) j0i h0j+ p j1i h1j.
B঒এ এক঒ঙ ঊগ঍ ঙ঑ঊজ঎ এক঒ঙ ঌ঑ঊগগ঎কজ
either ୯୳ip the computational basis states of a quantum state, or ୯୳ip the sign of the relative
phase.
Bit flip :
p
1  p

1 0
0 1

;
pp

0 1
1 0

Phase flip :
p
1  p

1 0
0 1

;
pp

1 0
0  1

D঎ঙঘকঊছ঒জ঒গঐ ঌ঑ঊগগ঎কজ
represent a process in which the density matrix is replaced by a completely mixed state with
probability 1=2, and lef୴ unchanged with probability 1=2. The Kraus operators of such a
channel are the setD, where the probability of a bit ୯୳ip, phase ୯୳ip, or both are equal if an
error occurs.
D = f
q
1  3p=4I;ppX=2;ppZ=2;ppY=2g
Aখঙক঒ঝঞ঍঎-঍ঊখঙ঒গঐ ঌ঑ঊগগ঎কজ
transform the j1i state into j0i, corresponding to the physical process of losing a quantum
of energy to environment, or leave j0i unchanged (if a quantum of energy was not lost),
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but reduce the amplitude of the j1i state, as if the probability of j0iwas higher than the
probability of j1i.

1 0
0
p
1  p

;
pp

0
pp
0 0

P঑ঊজ঎-঍ঊখঙ঒গঐ ঌ঑ঊগগ঎কজ
destroy the j0i and reduce the amplitude of the j1i state, or leave j0i unchanged but reduce
the amplitude of j1i similarly to amplitude-damping channels. For this sort of channels the
operators can be recombined intopqI andp1  qZ (q = (1+p1  p)=2), relating them
to the phase ୯୳ips. 
1 0
0
p
1  p

;
pp

0 0
0
pp

2.3.3 Qঞঊগঝঞখ ঎ছছঘছ-ঌঘছছ঎ঌঝ঒ঘগ
Quantum error-correcting codes (QECC) are one of the major factors enabling the discus-
sion of large-scale quantum computers. The optimistic perspective, that such computing
systems are possible to construct, is based on the observation that quantum state errors can
be discretised, although these seem to form a continuum. It was shown, independent of the
assumed quantum channel that error correction could be adapted to ୮ୢt the chosen noise
modelNC10. If a QECC code corrected errors for a particular channel (e.g. bit ୯୳ip), the same
code could be adapted to correct errors for another single-qubit channel (e.g. amplitude
damping).
Errors are not ultimately represented only by unitary operators; it is possible to express
them using the operator-sum, where the error operations fEig are normalised according to
the completeness relation. For a single qubit, each Ei is a square complex matrix represent-
ing a linear combination of the Pauli matrices.
Ei = ei0I+ ei1X+ ei2Z+ ei2Y
Performing anX, Z or Ymeasurement on the state a୭fected by Ei will collapse the state
to one of the four states j i,X j i, Z j i or Y j i, and the recovery is performed by apply-
ing the inverse of the corresponding Pauli gates, resulting in the ୮ୢnal state j i. Therefore,
quantum errors can be discretised and quantum error correcting codes are required to pro-
tect only against bit (modelled asX gate applications) and phase errors (modelled as Z gate
applications).
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Figure 2.14: The three circuits are used for: a) Measuring an arbitrary unitaryU; b) Measuring theX-operator; c)
Measuring theZ-operator.
Pঊছ঒ঝঢ ঌ঑঎ঌঔ঎ছজ
In general, the direct measurement of a qubit leaves the output state changed, but it pos-
sible to perform the measurement of a unitary operatorNC10. This measurement has the
advantage of leaving the quantum state in a known eigenstate of the operator. The a୭fected
state is measured remotely, and the procedure is similar to the remote application of gates.
The measurement result is stored on an ancilla, while the measured qubit will be available
for future computations. The measurement result indicates the e୭fect of the transformation
on the output state, and this e୭fect is used to determine if a state is erroneous: the ancilla
state indicates the error syndrome of the output qubit. At the same time, this kind of re-
mote measurement is used to initialise an unknown state into one with a known stabiliser.
Parity checkers are circuits which perform the same measurement on a set of qubits and
output the measurement results parity. The phase parity of a single qubit is an illustrative
example, and the computation is reduced to inferring the sign of the relative phase of the
state j i = ji. The result is either j+i or j i. For this the following approach is available:
1) use an ancilla qubit initialised into j0i; 2) apply anH gate to j i; 3) perform a CNOT gate
controlled by j i targetting the ancilla; 4) transform back j iwith anotherH; 5) perform
Z-measurement on the ancilla. The measurement of the ancilla will be j1i if j i = j i,
and j0i otherwise. But ji are the eigenvectors ofX, and, af୴er the transformation rules
from Figure 2.10 are used, the circuit from Figure 2.14 is obtained. The measurement of an
arbitrary unitary Hermitian operatorU is a generalisation of the previous example.
A ୮ୢrst application of parity checkers is in the context of error detection. The concept is
similar to classical bit parities, the only di୭ference being that for quantum states two types
of parities are possible: bit and phase paritiॶ (the sign of the relative phases is considered).
The circuits act similarly to majority voters, and the existence of a possible bit or phase ୯୳ip
error is concluded based on the syndrome (measurement result). For example, the bit parity
of j010i is odd (j1i), and the phase parity of j   +i is even (j0i).
Due to their functionality, the parity checker circuits force a state potentially a୭fected by
the error operator Ei to decide if the state is erroneous. This will be shown in the following
section for a simple example, af୴er the repetition code is introduced. A bit parity checking
circuit will measure the Z operators of the investigated qubits, whereas a phase parity circuit
will measureX operators.
Bit parity checking circuits can be represented as the measurement pattern of speci୮ୢc
graph-states. Measuring the parity of n qubits is possible in a star-shaped graph with n sides
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and a central qubit representing the ancilla that will store the measurement result. The cen-
tral qubit in the graph structure will beX-measured (see the CPHASE transformation). For
the graph from Figure 2.7a having the stabiliser table from Table 2.8, the measurement of
qubit 3 will result in the Z-parity of the qubits 1,2,4,5 (qubit 3 is stabilised byX3Z1Z2Z4Z5).
This observation is also consistent with the VOP update rules ofX-measurements.
The applications of parity circuits can be extended beyond the measurement of opera-
tors. It is possible to use them as circuits that apply transformations on an arbitrary state. In
particular, the circuits are useful for the general stabilisation of states by the unitaryU.
Af୴er the measurement ofU, the state j i is lef୴ into an eigenstate ofU, and this is equiv-
alent to projectively measuring the state j i to one of the eigenstates ofU. For example, the
Bell pair B00 stabilised by the fX1X2;Z1Z2g stabilisers can be obtained starting from the
j00i state. The state j00i is already an eigenvector of the Z1Z2 operator, and the measure-
ment of the operator will leave the state unchanged. Measuring theX1X2 operator will leave
j00i stabilised byX1X2, and the ୮ୢnal state is a simultaneous eigenstate of the two stabilis-
ers (up to a single phase correction). Parity circuits will be used further in this work to set a
multiqubit state into an eigenstate of the multiqubit unitaryU.
R঎ঙ঎ঝ঒ঝ঒ঘগ ঌঘ঍঎
The classical repetition code was used as the ୮ୢrst QECC to protect against bit ୯୳ipsNC10. The
repetition code is not a full QECC, due to its structure which cannot protect against both
bit and phase ୯୳ips. Encoding is performed by entangling the state j iwith two ancillae
(see Section 2.1.2) initialised into j0i. For j0i the resulting codeword is j0li = j000i and
for j1i the codeword is j1li = j111i. The repetition code can protect against a single bit
୯୳ip, and detection of errors is performed by majority voting. However, error correction and
detection works as long as the individual bit ୯୳ip probability is p < 1=2.
Errors are detected by performing syndrome diagnosॷ, and the value of the syndrome
indicates the required correction. The two bits of information required for the syndrome
are obtained by performing two parity measurements: Z1Z2 and Z2Z3. During error de-
tection the results of the measurements are compared. If Z1Z2 returns 0, it means that the
Z-parity of the qubits 1 and 2 is even: they both are either 1-eigenstates of Z (j0i), or both
 1-eigenstates (j1i), and otherwise the bits are opposite and a ୯୳ip must have happened.
The same applies when the qubits 2 and 3 are measured. The error syndrome is established
af୴er comparing the parities of the two measurements. Af୴er detecting the ୯୳iped qubit, its
state is corrected by applying anX-gate. In Figure 2.15a, the codeword of the encoded state
j i is a୭fected by an error E, and af୴er the syndrome was computed using the two parity
checkers, the output state is corrected by C (from Table 2.15b).
The repetition code is useful for the protection against phase ୯୳ips, too. If a state is pro-
tected by the repetition code against bit ୯୳ips, then the Hadamard linear transformation of
the codeword will protect against phase ୯୳ips. Applying a Hadamard gate to a computa-
tional basis state will encode the phase of the input state into the basis states of output, and
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(a)
Z1Z2 Z2Z3 State Correction
0 0 a j000i+ b j111i I1I2I3
0 1 a j001i+ b j110i I1I2X3
1 0 a j100i+ b j011i X1I2I3
1 1 a j010i+ b j101i I1X2I3
(b)
Figure 2.15: The repetition code: a) The encoder of the circuit, followed by the errorE, the syndromemeasurement and
the controlled correctionC; b) The four possible syndromemeasurement bits, the corresponding projected output state
and the necessary corrections.
instead of protecting against bit ୯୳ips, the code protects against phase ୯୳ips. The logical com-
putational basis states are transformed, too, into j0li = j+++i and j1li = j     i, and
the necessary syndrome measurements will beX1X2 andX2X3 (see Table 2.15b, where Z1Z2
and Z2Z3 are transformed according to Table 2.6).
A possible phase ୯୳ip Zf, for f 2 f0; 1g, a୭fecting the relative phase of the state j i results
into the multiplication of ( 1)f to b. The Hadamard transformation of j i transforms
Zf intoXf, thus the resulting state will be (a   b) j0 fi + (a + b) j1 fi, where is
the classical BooleanXOR operation. A bit ୯୳ip a୭fecting the Hadamard transformed state
results, for f = 1, into the erroneous state (a  b) j1i+ (a+ b) j0i.
j i = a j0i+ b j1i ! 1p
2
((a+ b) j0i+ (a  b) j1i)
Z j i = a j0i   b j1i ! 1p
2
((a  b) j0i+ (a+ b) j1i)
Zf j i = a j0i+ ( 1)fb j1i ! Xf 1p
2
((a  b) j0i+ (a+ b) j1i)
T঑ছ঎জ঑ঘক঍ ঝ঑঎ঘছ঎খ ঊগ঍ ঌঘ঍঎ ঌঘগঌঊঝ঎গঊঝ঒ঘগ
Practical error-corrected quantum computation is enabled by the threshold theoremwhich
states that a quantum circuit containing p(n) gates may be simulated with probability of er-
ror at most e usingO(poly(log p(n)=e)p(n)) gates on hardware whose components fail with
probability at most p, provided p is below some constant threshold, and given reasonable as-
sumptions about the noise in the underlying hardwareGot09. This means that it is possible to
make an error-corrected logical quantum computation to perform arbitrarily close to correct
(error-free computation) with an overhead that is polylogarithmic in the length of the initial
computation.
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Figure 2.16: The 9-qubit Shor code: a) The encoding circuit; b) The stabilisers of the 9 qubits.
The e୭fect of any QECC is that a supplemental abstraction layer is introduced on top of
the non-QECC quantum circuits: logical quantum circuits consist of logical gatॶ applied to
logical qubits, which are de୮ୢned over sets of physical (unencoded) qubits. The di୭ference be-
tween a physical and a logical circuit element is that the physical one is not error-corrected,
and the logical one is typically composed of multiple physical qubits (e.g. 3 in the case of the
repetition code).
The threshold theorem is a direct result of code concatenation, where a QECC layer is
encoded again into a second QECC layer, and the procedure is repetead for an arbitrary
number of times. Re-encoding existing codewords with the same or di୭ferent code will, in
theory, reduce the error probability e. For example the Shor code is a concatenated code,
where the repetition code is used in a ୮ୢrst layer against phase errors, and in a second layer
against bit errors. The construction of concatenated codes reduces the error rates associated
with the topmost logical layer double exponentially, while the number of required qubits
increases slower if the error-rate at the lowest layer is below a certain threshold (threshold
condition)DMN13, such that logical circuits do not generate an exponential resource consump-
tion in terms of physical qubits (lowest layer, unencoded).
S঑ঘছ ঌঘ঍঎
The ୮ୢrst QECC that could be used to detect and correct an arbitrary single error was pre-
sented by Shor, and is based on the repetition codes. During a ୮ୢrst step, the j i state is en-
coded against phase ୯୳ips, and in a second step, each of the three resulting qubits is again
encoded against bit ୯୳ips.
For the Shor code, due to its structure, where ji is encoded as (j000i  j111i)2p2, the
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codewords are:
j0li = (j000i+ j111i)(j000i+ j111i)(j000i+ j111i)
2
p
2
j1li = (j000i   j111i)(j000i   j111i)(j000i   j111i)
2
p
2
Errors are detected by checking for bit ୯୳ips in each tuple of three qubits, and for phase
୯୳ips in each pair of 3-qubit tuples. The procedure is very similar to how the repetition code
was used for error checking and correction. For the encoding circuit from Figure 2.16a, con-
sidering the qubits numbered from the top, Table 2.16b contains the necessary error detec-
tion measurements. Checking for phase ୯୳ips (in any of the qubits encoded against bit ୯୳ips)
is performed by measuring (X1X2X3)(X4X5X6). Measuring any operator from the table,
for example Z1Z2, will leave the encoded state into an eigenstate of the measured operator.
It can be concluded that the operators used for syndrome computation are the codeword
stabilisers of the Shor code.
In general, a QECC that uses n qubits to encode k qubits with Hamming distance d is
written as [[n; k; d]] (double square brackets denote quantum codes). The Hamming dis-
tance is the number of positions at which two codewords are di୭ferent. The repetition code
has distance 3, and there are three opposite phase signs between the codewords 0l and 1l of
the Shor code; as a result, the Shor code is a [[9; 1; 3]] code, and the number of errors that it
can correct is t = (d  1)=2 = (3  1)=2 = 1.
Sঝঊঋ঒ক঒জ঎ছ ঌঘ঍঎জ
Af୴er the discovery of the Shor code, it was observed that a special class of QECCs can be
constructed from classical error correcting codes. The quantum extended classical [7; 4; 3]
Hamming code (7 bits used to encode 4 classical bits) is used to protect against both bit and
phase ୯୳ips, if the generator matrix of the code is transformed into a stabiliser table. The
classical Hamming code is linear, meaning that its codewords are linear combinations of the
generator matrix rows. In the quantum domain, if each 1 in the generator matrix is replaced
by a Z and each 0 by an I, the obtained stabilisers can be used to check the bit parities of the
codewords, similarly to how one would proceed to check if a classical codeword was in the
generators of the Hamming code. For the same Hamming generator matrix, replacing each
of the 1 entries withX and 0s with Iwill result in a QECC that corrects phase errors.
The previous two constructions use 7 qubits to encode 1 qubit with a distance-3 code,
and the resulting quantum code is a [[7; 1; 3]] stabiliser code.
In general, stabiliser codes are constructed as CSS codes (named af୴er Calderbank, Shor
and Steane), by using two di୭ferent classical codes C1;C2 for the bit and phase protection.
The previous 7-qubit code is the ୮ୢrst CSS code presented, although it uses the same classical
Hamming code (C1 = C2 are given by the generator matrix of Table 2.5). For general CSS
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1 1 1 1 0 0 0 Z Z Z Z I I I X X X X I I I
1 1 0 0 1 1 0 Z Z I I Z Z I X X I I X X I
1 0 1 0 1 0 1 Z I Z I Z I Z X I X I X I X
(a) (b) (c)
Table 2.5: a) The left part of the table represents the generator matrix of the classic [7; 4; 3] code. b) Replacing the
1s and the 0s in thematrix results in the stabilisers of the bit flip protection code; c) The stabilisers of the phase flip
protection code. Tables b) and c) are the generators of the [[7; 1; 3]] codewords.
codes, the construction condition is that C?2  C1, where C?2 (dual code) denotes the code-
words orthogonal to the ones from C2. The Hamming code is self-dual. If C1 is a classical
[n; k1; d1] code and C2 is a [n; k2; d2] code, then the corresponding quantum code will be a
[[n; k1 + k2   n;min(d1; d2)]] codeGot09. Error correction is performed by measuring the
Z-generators of the C1 code and theX-generators of the C2 code. All the codewords have to
satisfy the parity checks of the C1 code, and at the same time the codewords will be superpo-
sitions. Simoultaneously, theX generators of the C?2 code add a word to the state, and the
codewords of the CSS code are of the form:X
w2C?2
ju+ wi ; where w 2 C1
The generators of a stabiliser code form a group S  Gn (Gn is the Pauli group on n
qubits), and all the n-qubit states (codewords) that are stabilised by a generator g 2 ST
are 1-eigenstates of the unitary g (g j 1;ni = j 1;ni). A stabiliser QECC using n qubits to
encode k qubits has n   k generators, and the codespace is of size 2k. Every stabiliser of a
state splits the Hilbert space into two equal subspaces (1 and 1 eigenspaces). In general,
for an n-qubit circuit the corresponding Hilbert space has a dimension of 2n, but the n   k
generators reduce the number of possible states useful as codewords. Similarly to stabiliser
circuits, the normaliserN(ST) of the code ST is de୮ୢned as the set containing all the E 2 Gn
which commute with the generators gE j i = Eg j i = E j i.
Logical operators acting on codewords,O 2 N(ST) n ST, transform a codeword into
another valid codeword (1-eigenstate). If one wishes to de୮ୢne two logical operators asXl
and Zl, then these will be required to anticommute: XlZl =  ZlXl. De୮ୢningXl and Zl au-
tomatically results in the de୮ୢnition of Yl = XlZl, while the logical identity operator Il is the
tensor of I on all qubits. The logical Pauli operators will span the logical space of the code-
word. This observation will be used again in this chapter when logical operators based on
other QECCs are de୮ୢned. For the 7-qubit code, the logical operators are commuting any-
way with the generators g 2 S, and, for example, the logicalX isXl = X1X2X3X4X5X6X7,
and the logical Z is Zl = Z1Z2Z3Z4Z5Z6Z7.
For stabiliser codes, the number of correctable errors is given by their distance (simi-
lar to classical Hamming distance), which is the minimumweight of the elements from
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N(ST) n ST. The weight of a tensor product is the number of terms not equal to identity
(e.g. weight(X1I2Z3) = 2)NC10.
Furthermore, detectable errors are E 2 Gn n N(ST), and af୴er detecting an error the
code needs to correct it. Two errors Ea;Eb acting on two di୭ferent codewords j ai ; j bi
should result in orthogonal logical states (the theory of stabiliser codes allows I as a possible
error): h ajEyaEb j bi = 0. This observation implies that correctable errors need to be dis-
tinguished ୮ୢrst. For an arbitrary stabiliser code, all the errors that are not in the normaliser
of the code are distinguishable and correctable.
From a practical perspective, the errors E are detected by measuring the generators of the
code (gE j i =  Eg j i =  E j i), and using the measurement results for computing
error syndromes. Error E a୭fects a state, if, af୴er measuring the generator g (in Figure 2.14,
replacingUwith g) the result will be j1i. A complete syndrome is computed by measuring
all the generators of the code. For example, for the repetition code, considering the genera-
tors fZ1Z2;Z2Z3g and a state a୭fected by E = X2, the measurement of the generators will
indicate qubit 2 if the measurement results is j1i j1i.
2.3.4 Fঊঞকঝ-ঝঘক঎ছঊগঝ ঍঎জ঒ঐগ
Quantum computations can be protected against errors using QECCs, and the key idea be-
hind fault-tolerant designs is to directly work on encoded information without decoding it
(see Chapter 1). There are three elements in the execution of a circuit that need to be pro-
tected against faults: initialisations, application of gates and measurements. In the previous
section the construction of logical states (logical qubits) was introduced, and in the follow-
ing the fault-tolerant construction of the three other elements is presented.
The main issue to address in the design of fault-tolerant computations is the propagation
of errors, which is an e୭fect of gates acting on more than a single qubit. If the universal gate
set fCNOT;H;P;Tg is implemented in a fault-tolerant manner, then the gate that can
propagate errors is the CNOT. For example (see Table 2.4), a bit ୯୳ip on the control qubit is
transformed into two bit ୯୳ips, one on the control and another on the target qubit. At the
same time, a phase ୯୳ip of the target is transformed into phase ୯୳ips on both the control and
the target.
Due to the propagation of both bit and phase ୯୳ips, the CNOTwill receive a special atten-
tion. The CNOT is an important gate as it is used in state initialisation circuits, where the
remote measurement of an operator is equivalent to initialising the remote qubit into a log-
ical state (see Figure 2.14). Moreover, CNOT is used for correcting erroneous encoded states
(see Figure 2.3). Finally, CNOT is also used as an entangling gate in quantum circuits.
A fault-tolerant element is one where errors are not propagated beyond control. The main
criterion in the design of fault-tolerant circuit elements is, according toNC10,DMN13, for a single
error in the input logical qubits to cause at most one error in each logical output qubit, if
the used code has distance 3. The criteria indicates that errors are allowed to propagate, but
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Figure 2.17: The effect of error cascading is illustrated using two logical qubits encoded on three qubits (e.g. repetition
code): a) TheX error on the control is cascaded to all three qubits of the logical target; b) TheX error on the control
propagates to a single qubit of the logical target qubit.
within limits. Using a distance-3 code, every logical qubit is error-protected and at most one
error is corrected, and at most one error is tolerated.
Errors propagated beyond the capabilities of the QECC cannot be corrected anymore.
For example, an error propagation that violates the criteria is error cascading as presented in
Figure 2.17, where for two logical qubits (consisting of 3 physical qubits) it is assumed that
the two circuits perform the same computation. The ୮ୢrst circuit propagates three bit ୯୳ips to
the second codeword, while the other circuit propagates only one bit ୯୳ip. Whereas, for the
୮ୢrst circuit the three ୯୳ips cannot be corrected, for the second circuit, it is possible to correct
the codewords.
Fঊঞকঝ-ঝঘক঎ছঊগঝ ঐঊঝ঎জ
are used in fault-tolerant circuits. Such gate constructions are QECC speci୮ୢc, and in the fol-
lowing the classical example is maintained by deriving fault-tolerant gates for the 7-qubit
code (see Table 2.5). The code is a stabiliser code, and the logical operators corresponding to
the Pauli gates are generated by the gate set fH;P;CNOTgNC10, and the ୮ୢrst gate construc-
tions are those for the normaliser operations. From the perspective of a logical layer, it will
be required to implement a logical Hadamard gate, a logical phase gate, and a logical CNOT
gate.
Fault-tolerant quantum gates are easily constructed if transversality is used, which guaran-
tees that a single failure anywhere in the encoded gate introduces at most one error per code-
word. This will force the error probabilities not to grow out of the control of the QECCNC10.
The transversal logical gateGl is the construction whereG is applied on all the physical
qubits of the codewords. For example, the bitwise application of theH gate will transform a
logical qubit stabilised byXl into a logical qubit stabilised by Zl:
HlXlHyl = (H1X1H
y
1) : : : (H7X7H
y
7) = Z1 : : :Z7
For the 7-qubit code, the Hadamard, the CNOT and the P gates are implementable in a
transversal manner (see Figure 2.18), but for an arbitrary QECC this is not always possible.
For the codes presented in this work the T gate will lack such a construction.
Error-corrected universal quantum computation is based on the fault-tolerant construc-
tions of the Cli୭ford gates and a fault-tolerant implementation of the T gate. The solution
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Figure 2.18: Transversal implementations of the H, P and CNOT gates.
for the fault-tolerant T gate is achieved using the teleportation circuits from Figure 2.5 (the
contained CNOT is transversal).
The main issue with using magic states for the construction of fault-tolerant rotational
gates is that the states themselves may be a୭fected by errors. The initialisation of a qubit into
a magic state needs separate attention for a fault-tolerant design of gates. It was discovered
that these states can be distilled using encoding/decoding circuitsFMMC12,NC10. Distillation is
performed by taking multiple instances of magic states, applying a quantum circuit on the
states, and outputing a single magic state that has a lower probability of error. For exam-
ple, the distillation circuit of the jYi state is the decoder of the [[7; 4; 3]]QECCFMMC12. This
procedure is somehow similar to code concatenation, where a supplemental code (the distil-
lation procedure) is used to lower the error-probability associated to a given codeword. As
with concatenation, the distillation procedure can be repeated in୮ୢnitely, constanly reducing
the error-probability.
Fঊঞকঝ-ঝঘক঎ছঊগঝ ঒গ঒ঝ঒ঊক঒জঊঝ঒ঘগ ঊগ঍ খ঎ঊজঞছ঎খ঎গঝজ
are based on the parity checker circuits. The previously considered circuits contained a sin-
gle ancilla qubit initialised into j0i, which controlled the application of the operators on the
codewords, and, as illustrated in Figure 2.17, this is not a fault-tolerant construction.
Fault-tolerance is achieved by protecting the initialisation of the qubits against errors,
reducing the propagation of errors, and ୮ୢnally, by reducing the error probability associated
with the measurements. The circuit in Figure 2.19 depicts the following approach.
The ancilla qubit used for storing the eigenvalue of the measured operatorUwas pre-
pared in the circuit from Figure 2.14 into the j0i state, which was immediately transformed
by a Hadamard gate resulting into the superposition j+i. In order to protect the ancilla
initialisation, the repetition code will be used and the number of ancillae is increased. Ac-
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Figure 2.19: Schematic procedure for fault-tolerant measurement ofU = U1U2U3, which is performed on encoded
dataNC10. Although not depicted, the Verify step is repeated three times. The complete circuit is repeated three times,
too. Three repetitions of a circuit element with error-probability p followedmajority voting between the outputs reduce
the probability of error to p2.
cordingly, the encoded state will have to be the superposition j0 : : : 0i + j1 : : : 1i, and this
is constructed by applying a Hadamard on the ୮ୢrst ancilla, followed by subsequent CNOTs
arranged such that errors will not cascade. At this stage the possible errors stem from the ini-
tialisation of the ancillae. Af୴er employing an additional parity checking circuit, the encoded
state can be validated, and, if necessary, corrected. Even the parity checking could be faulty
with probability p, and the step is repeated three times (majority voting) e୭fectively reducing
the error probability to p2.
The fault-tolerant measurement of the operator can at this point be performed. Due to
the structure of the encoded ancilla state, the application ofUwill be controlled by each of
the ancillae. Again the choice is motivated in order to reduce error propagation.
Af୴er the measurement, the encoded ancilla will have to be decoded using the reversed en-
coding circuit. Errors in the encoded information could a୭fect the last measurement, and the
complete circuit will have to be executed three times. The error probability is exponentially
reduced again, af୴er choosing the correct result through majority voting.
2.3.5 T঑঎ জঞছএঊঌ঎ ঌঘ঍঎
The class of stabiliser codes contains also the surface code. The code was ୮ୢrst introduced by
Kitaev as the toric codeKit03, where the error-correction procedures were imagined as being
de୮ୢned over a lattice with periodic boundaries. For a lattice with open boundaries, the sur-
face code is the planarised version of the toric code.
The high threshold of the surface code made it very atractive for large-scale quantum
computation (see threshold theorem) and an ideal starting point for extending the MBQC
computational model by error-correction. In the following descriptions the basics of the
surface code are based onFMMC12,Kit03.
The lattice used by the surface code is rectangular and represents qubits arranged ac-
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Figure 2.20: Elements of the surface code: a) Physical qubits organised as a two-dimensional lattice; b) A vertex sta-
biliser; c) A face stabiliser; d) Themeasure-X qubits are interspersed between the data qubits; e) Themeasure-Z qubits
occuppy the remaining positions of the lattice; f) A stabiliser chain; g) A contractable loop constructed bymultiplying
two face stabilisers; or a non-contractable loop, if the correspondingmeasurement qubits from the grey area are not
enforced.
cording to a strict pattern, which is indicative of nearest neighbour interactions (see Fig-
ure 2.20a). It is not assumed that the lattice is represented by a graph-state (at least not in the
2D version of the code).
The surface code is a stabiliser code, and the stabilisers of the physical qubits are of the
form of vertex stars and face boundaries, where a vertex (also called site) is the cross arrange-
ment of qubits, and a face (also called plaquette) is the rectangular arrangement of qubits.
A visual representation of the stabilisers is o୭fered in Figures 2.20b and 2.20c. Each pair of
code stabilisers commutes since the number of common edges between a vertex star and a
face boundary is either 0 or 2.
Axs =
O
j2star(s)
Xj, for s a vertex
Bzu =
O
j2boundary(u)
Zj, for u a face
The central property of the code is that it is a local check codeKit03. Every stabiliser involves
a bounded number of qubits (at most 4), and each qubit is involved in a bounded num-
ber of stabilisers (at most 4). There is no limit on the number of single physical qubit cor-
rectable errors, and more errors are corrected by using more physical qubits for logical qubit
encoding.
The qubits used for computing the paritites are calledmeasurement qubits, and the mea-
sured qubits are called data qubits. Measurement qubits have a two-fold function. Firstly,
measurement qubits are used to initialise the data qubits into given eigenstates of the code
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stabilisers, e୭fectively generating the underlying stabilised state. The circuits for measuring
theAxs and Bzu operators are presented in Figure 2.21. The circuits are parity checking cir-
cuits, and the measurement qubits are called measure-X and measure-Z qubitsFMMC12. The
data qubits are assumed to be initialised into j0i before being stabilised by the application of
the parity checkers. An advantage of the parity circuits used in the surface code is that their
depth is constant, which results in a reduction of the error checking overhead.
Dঊঝঊ ঊগ঍ খ঎ঊজঞছ঎খ঎গঝ চঞঋ঒ঝজ
The Figures 2.20d and 2.20e show the structure of the parity checkers when included in
the lattice of qubits from Figure 2.20a. The black vertices represent measure-X qubits, and
the grey rectangles represent measure-Z qubits. The edges connecting the parity checking
qubits and the data qubits should not be interpreted as CPHASE entanglement bonds, but
only indicators of the neigbourhood that is checked.
Each data qubit is coupled to two measure-Z and two measure-X qubits, while each mea-
surement qubit is coupled to four data qubitsFMMC12. A phase ୯୳ip on the physical qubit a
will be detected by its two neighbouring measure-X qubits, and a bit ୯୳ip will be detected by
the two measure-Z qubits. The states protected by the surface code will be eigenstates of the
complete set of face and vertex stabilisers.
The toric code, as initially proposed inKit03, supports the de୮ୢnition of only 2 logical qubits.
In general, in a square lattice of k k faces there are n = 2k2 qubits arranged on the edges of
the faces andm = 2k2   2 independent stabiliser generators. Following the observation for
[[n; k; d]] stabiliser codes (see Section 2.3.3), there are 2n k = 2m generators of the subgroup
S  Gn, meaning that for the toric code 2n m = 2k = 22 stabilisers exist.
Cঘগঝছঊঌঝঊঋক঎ কঘঘঙজ ঊগ঍ ঌ঑ঊ঒গজ
The structure of the local code stabilisers (vertex and face) implies that the normaliser of the
surface (toric) code will contain stabilisers of the formXn and Zn, which commute with all
the code stabilisers. Commuting stabilisers can be constructed by either multiplying face
or edge stabilisers, and the results are so-called loops (see Figure 2.20g and 2.20f). The chain
stabiliser from Figure 2.20f is the result of multiplying vertex stabilisers, and a loop could be
constructed if the local stabilisers associated to the missing measure-X qubits (at the dotted
crossings) were multiplied.
Xn =
O
j
Xj Zn =
O
j
Zj for j physical qubit
A contractable loop is a tensor product of local code stabilisers, and contraction is just the
observation that the stabiliser is separable into multiple local stabilisers. Such larger lattice
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stabilisers are in the stabilising set of the code, thus not being possible to use them for en-
coding information. As it results, for a torus (or a two-dimensional lattice of qubits), only
twoXns and Zns are non-contractable loops, meaning that these belong to the set di୭ference
N(ST) n ST.
These are the stabilisers around the holes of the torus, or, in the case of the surface, the
stabilisers connecting the edges of the two-dimensional latticeKit03,FMMC12. The four stabilis-
ers,X1n,X2n,Z1n and Z2n, are the only members from the normaliser not in the stabiliser set.
EachXn anticommutes with the Zns, and these are used to encode the two logical qubits.
Four logical stabilisers would restrict the applicability of the code: arbitrary quantum
computations require more than two logical qubits. Additional logical stabilisers represent
additional degrees of freedom, and these are introduced by reducing the number of code
stabilisers.
Using the surface code information is encoded and operated on by constantly repeating
the application of selected sets of measurement qubits. Initially, when all all the measure-
X and the measure-Z qubits are used, only the four logical operators mentioned before are
existing. However, it is possible to dynamically modify (increase or reduce) the sets of used
measurement qubits, and thus the number of applied lattice stabilisers.
Removing a lattice stabiliser is called in the literature performing/creating a defect FMMC12.
The resulting loop-stabiliser around the defect is similar to the one from Figure 2.20g; the
di୭ference being that, in the ୮ୢgure, the corresponding measurement qubits were not used
for the loop. Af୴er not enforcing the associated local qubit stabilisers, the 6 qubits on the
boundary of the defect (the grey area) will form at this point a non-contractable loop: the
loop is not separable into face or vertex stabilisers.
Removing a not neighbouring pair of vertex stabilisers introduces twoXn rings con-
nected by a chain Zn (see Figure 2.20f), and removing a not neighbouring pair of face sta-
bilisers introduces two Zn rings connected by a chainXn. For the purpose of this section it
su୭୮ୢces to introduce the logical qubits supported by the surface code. The qubits are of two
types: primal and dual.
A primal qubit has itsXpl operator de୮ୢned as the pair ofXn rings, and its Z
p
l operator is
a Zn chain. A dual qubit will have itsXdl operator de୮ୢned as anXn chain and the Zdl as the
pair of Zn rings. In contrast to previously discussed stabiliser codes, the surface code encode
information by relaxing the stabiliser conditions on the physical qubits, whereas stabiliser
codes employ classical encoding circuits.
The surface code supports an arbitrary number of logical qubits, given that enough phys-
ical qubits are available. The distance of the surface code is dictated by the minimal weight
of the normalisers. Removing a single code stabiliser, the minimal weight will be dmin = 4.
The construction of non-contractable loops represented the basis of the logical encod-
ing. Non-contractability is also the key to error-correction. Correction is possible for error-
operators E that are not members of the codespace. The detected and corrected errors, given
a su୭୮ୢcient code distance, are the ones that have a similar structure to the logical operators:
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Figure 2.21: The parity checkers of the surface code: a) themeasure  Z circuit; b) themeasure  X circuit.
non-contractable rings or chains. The error-syndromes are computed using the measure-
ment qubits, and the error correction methods is based on pairing the error locations (af-
fected data qubits). The ends of a non-trivial (non-contractable) chain operators are con-
structed, and the corrections are applied on the path connecting the locations. For the Fig-
ure 2.20f it can be considered that an error occured at each ends of the depicted chain. Af୴er
pairing the error locations, the path connecting the qubits is the non-trivial chain consid-
ered as the operator E. Correction is performed by applying single-qubit corrections on the
data qubits along E. A much more detailed presentation of the error detection and correc-
tion technique is presented inFMMC12.
T঑঎ কঘঐ঒ঌঊক CNOT ঐঊঝ঎
The fault-tolerant gate constructions for the stabiliser codes started by the implementa-
tion of the normaliser operations, but due to the code structure, the surface code supports
only the CNOT gate. The logical operators of same-type logical qubits (primal-primal,
dual-dual) commute, and there is no possibility of interaction between them. However,
the ring operators of primal qubits anticommute with the ring operators of the dual qubits
(XplZdl =  ZdlXpl ), and the same applies to the chains (ZplXdl =  Xdl Zpl ). This aspect is used
to construct a primal-dual CNOT gate.
The logical CNOT gate is performed by braiding the defect of one of the qubits around
the defect of the other logical qubit. Surface braiding implies moving a defect (from a start
position) around the other defect back to the initial start position. Moving, for example,
a primal defect in any direction is possible by disabling a neighbouring measure-X qubit
(enlarging the defect, see Figure 2.22b), and af୴erwards enforcing the previously disabled
measurement qubit (reducing the defect, see Figure 2.22c)FMMC12.
Af୴er the movement of a dual defect (measure  Z defect), two possibilities can arise:
 its chain operator isXdl , and by braiding it around a primal defect, the resulting loop
cannot be contracted (due to the primal defect); as a result, the logicalX stabiliser of
the dual qubit was transferred to the primal qubit (see Figure 2.22f).
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 the chain operator of the primal qubit is Zpl , but, af୴er the braiding, this logical sta-
biliser can neither be contracted this time due to the dual defect (see Figure 2.22i).
As a consequence of this phenomenon, the primal-dual logical CNOT is constructed by
braiding a primal and a dual logical qubit: the dual qubit is interpreted as the logical control
qubit (XI ! XX) and the primal qubit represents the logical target (IZ ! ZZ). Braiding
two primal qubits will result in the logical identity: their logical stabilisers commute. The
same applies for braiding dual logical qubits: a logical identity results.
It would seem, that it is not possible to perform a logical CNOT between logical qubits
of the same type, but it is possible to extend the primal-dual CNOT, and to obtain a primal-
primal logical CNOT gate by using the remote CNOT circuit from Figure 2.3. In that cir-
cuit the dual qubit is initialised into j+li (stabilised byXdl ). Using other circuit indentities,
it is possible to construct a dual-dual logical CNOT, too.
S঑ঘছঝ কঘঐ঒ঌঊক চঞঋ঒ঝজ
The surface code does not support the direct construction of the Hadamard, phase, and T
gates. The gates are constructed at the logical layer by using the magic states and the circuits
from Figure 2.5. Once a logical Tl gate and a logical Rxl(=2) gate are implemented, the
other gates are composed from them.
The data qubits were initialised into j0i, but in order to achieve computational univer-
sality at the logical layer, the data qubits are required to be initialised into at least two other
states: jAi or jYi. The process of initialising data qubits into the two rotated states is called
injection, and the introduction of the magic states into the code is done by the short logical
qubits FMMC12.
The short logical qubits are pairs of defects, where two vertex stabilisers are not enforced.
The procedure is equivalent to not using two neighbouring measurement qubits. The data
qubit at the boundary of the two defects will be Z-rotated, such that its resulting state is ei-
ther jAi or jYi. Af୴erwards the defects will be separated, such that the chain and the ring
operators are well de୮ୢned, and the logical jAli and jYli exist in the logical layer (see Fig-
ure 2.22kl).
Once the injected states are encoded the logical Rx and Rz rotational teleportation-based
gates can be applied in order to construct all the other Cli୭ford and non-Cli୭ford gates. This
enables universal quantum computation using the surface code.
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Figure 2.22: Braiding and short qubit construction: a) A primal defect pair (white) and a dual defect pair (grey), where the
blue chain indicates theXdl ; b) Extending one of the dual defects by disabling three correspondingmeasurement qubits;
c) Moving the dual defect around one of the primal defects extends also the distance between the chain endpoints; d) Af-
ter finishing the dual defect movement the logicalXdl seems to be consisting of a ring and a chain that start on the same
defect; e),f) After considering the effect (tensor multiplication) of the face stabiliser that includes the four black qubits,
the previous structure is separated into a non-contractable loop (around the primal defect) and a non-contractable chain
(between the dual defects), illustrating thus the logical stabiliser transfer; g)h)i) Performing the samemovement of the
dual defect theZpl (red chain) of the primal logical qubit is transferred as a ring on the dual defect (the black data qubits
correspond to vertex stabilisers); k) The black data qubit will be used for state injection, therefore two neighbouring de-
fects are constructed, the lattice stabilisation procedure stops and the black qubit is rotated usingRz; l) The stabilisation
of the lattice is continued, and the defects are enlarged and separated for improved error protection.
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3
Probabilistic Circuits
Pছঘঋঊঋ঒ক঒জঝ঒ঌ ঎এএ঎ঌঝজ existing in classical or quantum circuits can be exploited for per-
forming computations by transforming randomness into a computational primitive simi-
larly to how entanglement works as a primitive for MBQC. The initial work inVN56 intro-
duced the ୮ୢeld of system reliability in the presence of faults, having its starting point at reli-
able neural networks. The threshold neurons were used to express Boolean logic functions,
and through multiplexing and majority voting the in୯୳uence of randomly faulty neurons
was reduced. The aspects presented in that work opened new opportunities which initiated
the study of stochastic computing Gai69.
The construction of stochastic circuits starts from the key idea that bit ୯୳ips should have
a minor e୭fect on the overall computation; thus, the e୭fect of the error is mitigated by in-
creasing the number of bits required for the representation of the numbers. The bit ୯୳ip
rate could be arbitrarily high, and an in୮ୢnitely scalable architecture is required. Classical
arithmetic logical units have a ୮ୢxed maximum number of bits that can be operated on, and
this reduces the scalability of the architectures. As a result, the stochastic computational
paradigm based on classical gates is used.
Reliability, formulated based on the e୭fects of random faults, was also used as the build-
ing block of fault-tolerant quantum circuits which include information teleportation sub-
circuits. The teleportations are based on the measurement of entangled states, and the out-
put states require the application of correctional gates from the Pauli groupG1 (see Sec-
tion 2.1.4). For example, the measurement result j1i inside the fault-tolerant P gate signals
theXZ correction of the output, while j0i indicates a correct output state.
Furthermore, quantum circuits are inherently probabilistic due to the quantum speci୮ୢc
55
e୭fects like state superposition and entanglement. For example, the result of measuring a
state superposition is directly related to the probability amplitudes of the basis states. The
probability of observing the outputm is p(m) = jaj2 = aa (see Section 2.1), where a is the
amplitude of statem. If the measurement is not performed in a basis equal to the output
state, the results will depend on the angle between the output state and the measurement
basis.
For the purpose of this chapter De୮ୢnition 1 is used to express a class of circuits that in-
cludes diverse representatives like fault-tolerant quantum circuits implemented using tele-
portations, arbitrary quantum circuits whose outputs are measured in a basis di୭ferent from
the output state, and stochastic circuits as alternatives to classical circuits.
De୮ୢnition 1. A probabilistic circuit C computes a mapping F : I ! O, where each input
i 2 I is mapped to an output j 2 Owith probability p(i; j) andPj p(i; j) = 1.
The analysis of the probabilistic circuits will initially consider the details of simulating
quantum circuits on a stochastic computer. Quantum circuits are di୭୮ୢcult to simulate due
to exponential number of state amplitudes to keep track of and update during the compu-
tation, but the similarities between quantum and stochastic circuits will indicate possible
improvements of the simulation.
Although not inherently resilient, quantum circuits can be constructed in a fault-tolerant
manner by embedding QECCs, and the propagation of errors through the circuits is re-
duced by the fault-tolerant gates. Reducing the rate of possible qubit errors does not com-
pletely adress the e୭fect of missing gate faults. Until recently this aspect has not been inves-
tigated, and quantum circuits will be analysed from the perspective of their probabilistic
nature.
The ୮ୢnal section of this chapter will present an algorithmic solution of the probabilistic
Pauli correction mechanism necessary in the context of fault-tolerant quantum computing.
Although the mechanisms were previously known, the e୭fects of the corrections were not al-
gorithmically captured before. The algorithm will complement the future tool kit required
for the design of probabilistic/quantum circuits.
3.1 S঒খঞকঊঝ঒ঘগ ঘএ চঞঊগঝঞখ ঌ঒ছঌঞ঒ঝজ ঞজ঒গঐ জঝঘঌ঑ঊজঝ঒ঌ ঌঘখঙঞঝ঒গঐ
Stochastic computing is a form of approximate computingGai69, and the main attraction is
that complex arithmetic operations can be implemented by classical gates. Stochastic circuits
(SC) encode a real number as the signal probability of a bit sequence (the probability of a 1
appearing in any clock cycle), and process such sequences (called stochastic numbers) (SN)
on-the-୯୳y by means of simple logic circuits.
There are multiple possible representations of probabilities on SNsGai69, and the two
most used will be detailed. In their basic unipolar representation SNs approximate numbers
from the real interval [0; 1]. For a unipolar SN, the probability associated to it is p = m=n,
56
wherem is the number of 1s from an n-bit long bitstream. SNs using the bipolar represen-
tation are associated to real values from the interval r 2 [ 1; 1], and the probability of a
bit in the stream being one is p = (r + 1)=2. For example, the unipolar values 0, 0:5 and 1
correspond to the bipolar values 1, 0 and+1, respectively.
With a ୮ୢxed SN length n, only n + 1 distinct numbers of the formm=n are represented
exactly because the SN representation is highly redundant in that a givenm=n can be repre-
sented in Cmn di୭ferent ways. For example, 0111, 1011, 1101 and 1110 are the four ways of
representing in the unipolar value p = 3=4when n = 4; the same value p is represented in
1820 di୭ferent ways with n = 16.
Two important circuits are used to convert numbers between ordinary binary formN
and stochastic form p = N=2k. These are needed to interface binary and stochastic circuits.
The (pseudo-) random number generator in Figure 3.1 is typically implemented by a linear
feedback shif୴ register (LFSR)GWGH82.
Performing arithmetic operations using the SNs is reduced to the way probabilities of
the ones in bitstreams are a୭fected by classical gate operations. For the unipolar represen-
tation, the multiplication of p1 and p2 is equivalent to having a two-input gate that out-
puts a bit with value one only if two bits from the SNs p1 and p2 are one at the same time.
This is the AND gate (see Figure 3.1). Squaring a value is not as easy as multiplying the same
SNs with itself: due to the functionality of the AND gate, the multiplication result will be
AND(p1; p1) = p1. One possibility is to delay p1 into the SN p01 by placing a D-type ୯୳ip-
୯୳op before one of the AND gate inputs. This uncorrelates the otherwise identical SNs and
the multiplication result will beAND(p1; p01) = p1p01  p21.
There are n   m (p0 = (n   m)=n = 1   p) bits of one in the bitstream representing
the application of a NOT gate to p, and the output is p0 = 1  p. Af୴er combining an AND
and a NOT gate, the NAND of two unipolar SNs computes 1   p1p2. Another of୴en used
gate is OR, which calculates an approximate sum of two unipolar SNs. The result of OR
is seen either af୴er expressing the gate by NANDs, or if one considers the truth table of the
OR function.
OR(a; b) = NAND(NAND(p1; p1);NAND(p2; p2))
= 1  (1  p1)(1  p2) = p1 + p2   p1p2
A scaled addition between two unipolar SNs is implemented using a 2-input 1-output
multiplexer (MUX, see Figure 3.3a), where the select bitstream s represents the 0:5 value and
ensures that the sum is in the probability range [0; 1]. The scaling factor is supplied by an
independent SN representing a purely random bitstream.
MUX(p1; p2) = OR(AND(p1; s);AND(p2;NOT(s)))
MUX(p1; p2) = sp1 + (1  s)p2   (1  s)sp1p2
(1  s)s = 0 7!MUX(p1; p2) = sp1 + (1  s)p2
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Figure 3.1: Unipolar SC computing elementsPKPH13: (a) Multiplier; (b) Scaled adder; (c) Binary-to-stochastic converter;
(d) Stochastic-to-binary converter.
For bipolar SNs the arithmetic operations are implemented using di୭ferent gates. The
NOT gate will be used to change the sign of the probability associated to the bipolar SN
(x 7!  x), which is observed af୴er considering the linear transformation between SN value
and the probability of ones in the bitstream.
x = 2p  1; x0 = 2OR(p)  1 = 2(1  p)  1
x+ x0 = 0 7! x0 =  x
The multiplication between two bipolar SNs is performed using the XNOR gate. Its
action can be easily observed, if for two probabilities p1 and p2, the gate initially operates on
unipolar SNs, and considering that unipolar values are transformed into bipolar ones by the
function 2p  1.
XNOR(p1; p2) = OR(AND(NOT(p1);NOT(p2));AND(p1; p2))
= (1  p1)(1  p2) + p1p2 + ((1  p1)p1)((1  p2)p2)
= (2p1   1)(2p2   1)
Using similar considerations, it is shown that MUX still serves as a scaled adder for two
bipolar SNs, and that there is no possibility to implement an approximate addition (like OR
for unipolar SNs).
Having enumerated the most commonmathematical operations, it should be noted that
their results have a high precision as long as the SN lengths are su୭୮ୢcient. The SN length
is chosen to control the trade-o୭f between precision (longer sequences) and performance
(shorter sequences). In general, stochastic circuits are suitable for resource-intensive appli-
cations, that process real numbers, and do not require perfect accuracy. Extremely resource-
e୭୮ୢcient stochastic implementations of primitive arithmetic operations and several impor-
tant functions were introduced in early workGai69, but general synthesis ୯୳ows for mapping a
speci୮ୢcation to a stochastic circuit have only appeared recentlyQLR+11,AH12.
SC has several drawbacks, including long computing times, and inaccuracies due to bit-
stream correlation (e.g. the example of squaring SNs), the scaling of computations to the
unit interval, lack of general design methodologies, and few successfully implemented ap-
plications. The central engineering aspect that requires special attention when using SC is
achieving the necessary precision of computation.
A feature of SC that has not been extensively used is progressive precision (PP), which
refers to the fact that (random) subsequences of a bitstream representing p have values that
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(a) (b) (c) (d)
Figure 3.2: SC edge detection showing progressive precision: (a) Input image; (b-d) Output image after 4, 32 and 256
cyclesAH12.
approximate p. The randomness of SN representation means that some subsequences ap-
proximate p very poorly. As more clock pulses are applied to the stochastic number gener-
ator of Figure 3.1, the output bitstream’s approximation to the target value p tends to get
better. In general, each additional bit of probability approximation precision requires dou-
bling the length of the SN, leading to an exponential overhead. To achieve the 8-bit preci-
sion, needed for many image-processing applications, the SNs requires length of n = 256.
Nevertheless, PP implies that, for suitable applications, an SC computation step could be
halted af୴er i < n cycles if the result at time i had sufficient precision. PP is in most situa-
tions di୭୮ୢcult to manage (at least for the bipolar representation). The precision is negatively
in୯୳uenced by the scaling introduced af୴er eachMUX-addition, and an additional negative
factor is the degree of correlation existing between SNs.
In spite of the disadvantages, some very promising new applications for SC have emerged
recently, notably decoding LDPC codesNMSG11 and real-time image processingLL11. System-
atic approaches to SC design have also recently appearedAH12. There are applications of SC,
as it can be fast in practice: (1) the basic clock cycle needed for key operations like add and
multiply is very short; (2) SC tasks can of୴en be parallelised e୭୮ୢciently using VLSI; (3) the PP
property can sometimes be an advantage.
Simulating quantum circuits on a stochastic computer involves the mapping of the quan-
tum circuit formalism to stochastic computing elements. An appropriate mapping will have
to result in minimal hardware requirements associated to the mapped circuit, as well as suit-
able SN lengths for the necessary precision. The later aspect will be investigated from the PP
viewpoint.
3.1.1 Mঊঙঙ঒গঐ ঘএ চঞঊগঝঞখ ঌ঒ছঌঞ঒ঝজ ঝঘ জঝঘঌ঑ঊজঝ঒ঌ ঌ঒ছঌঞ঒ঝজ
The probabilistic nature of SC coupled with their PP property will be used to analyse the
simulation of quantum circuits using stochastic circuits. The simulation will be performed
by implementing the multiplication of matrices (the quantum gates) with complex vec-
tors (the quantum states). Generally, both the matrices and the vectors will be composed
of complex numbers, and the easiest representation is to use a pair of SNs for each complex
entry. The complex number n = nr + ini is associated to (nr; ni), where the SN nr rep-
resents the real part, and ni is the SN of the imaginary part. The evolution of an arbitrary
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quantum state, described by the multiplication with an unitary matrix, is computed using
Equation 3.1, and each complex sum will be represented by the corresponding pair of SNs
(Equation 3.2).
U j i =

x y
z t
 
a
b

=

ax+ by
az+ bt

(3.1)
s =ax+ by = sr + sii (3.2)
For any quantum state, the square of the amplitudes will add to 1, and for the one qubit
state (a; b)T the sum is written using real and imaginary parts:
aa + bb = (a2r + a2i ) + (b2r + b2i ) = 1
In a quantum circuit, af୴er the application of gateU, the probabilities associated to each
computational basis state will be less than 1; furthermoreU is unitary, and the rows form an
orthonormal basis:
(ax+ by)(ax+ by)  1
xx + yy = (x2r + x2i ) + (y2r + y
2
i ) = 1
All pairs (nr; ni) representing the numbers a; b; x; y 2 C have 1  nr; ni  1, such
that multiplying any such two SNs of the pairs will result in values of the interval [ 1; 1].
The multiplication result of two complex numbers (e.g. a and x) shows that the simulation
of quantum circuits is possible by using bipolar SNs, and that there is no need for scaled
additions. However, there are no knownmethods to implement a generalised non-scaled
addition for bipolar SNs, and the multiplexer is still used as an adder.
ax = (sr; si) = rarxeiaeix = rarxei(a+x) (3.3)
sr = arxr   aixi = rarxcos(a + x)
si = aixr + arxi = rarxsin(a + x)
r2a + r2b = 1 and r2x + r2y = 1 7!  1  sr  1 and   1  si  1
3.1.2 Cঘজঝ খ঎ঊজঞছ঎জ
The state of the quantum circuit needs to be explicitily represented, and simulating quan-
tum circuits using SC exposes an exponential increase of the necessary hardware resources.
For example, j101iwill be the vector (0; 0; 0; 0; 0; 1; 0; 0)T, where each amplitude is a pair
of SNs. During the simulation the complete state vector is constantly updated. However,
all the amplitudes (complex numbers) could be computed in parallel, transforming the sim-
ulation into a massively parallel computation. For this reason, the total number of gates
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Figure 3.3: a) Themultiplexer (MUX) implemented using three gates (two ANDs and oneOR); b) AMUX-tree consisting
of two layers used for adding four numbers.
N of a stochastic circuit is an expression of the overall hardware resources needed for the
simulation (total number of gatesN), and its longest path L is an indicator of the required
execution time.
Updating the amplitudes of the state vector requires only multiplications (XNOR) and
additions (MUX) as illustrated in Equation 3.2. With respect to the arithmetic of real num-
bers, the gate count and the path length parameters of MUX and XNORwill be used (see
Figure 3.3a). For the required bipolar representation the realisation cost of the NOT gate is
not considered. Stochastic additions through multiplexers introduce an unwanted scaling of
the results, and the scaling factor Swill have to be examined.
 Na = 3 andNm = 1 represent the total number of gates required by the MUX and
the XNOR;
 La = 2 and Lm = 1 represent the contribution of a MUX and an XNOR to the
longest path.
Due to the structure of the input state vectors and of the matrices there will always be an
even number of SNs to be added for the computation of the output state. Furthermore, be-
cause of the scaled sums, the addition of more than two SNs requires multiple multiplexers
to be arranged into a tree structure. Each layer of SN adders from theMUX-tree computes
a set of partial sums, which are added into a shorter sequence of partial sums at the follow-
ing layer (see Figure 3.3b). The partial sums af୴er each tree-layer are scaled by 0:5, and af୴er
n levels of addition the scaling will be S = 0:5n. For example, the addition of four numbers
a; b; c; d computed by 3 multiplexers introduces a scaling of S = 0:25. Adding 2n (n  1)
real numbers using the tree structured addition requires (2n+1   1)Na gates, and the length
of the path is increased by log(2n)La gates.
s = MUX(MUX(a; b; 0:5);MUX(c; d; 0:5); 0:5)
s = 0:25(a+ b+ c+ d)
For the multiplication of more than two SNs, the multipliers are chained instead of being
arranged as a tree. For example, the multiplication of a; b; c is performed byXNOR(a;XNOR(b; c)).
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Multiplying n (n  1) SNs introduces nNm gates and increases the length of the longest
path by nLm gates.
From an arbitrary bra-ket representation the state vector has to be computed as a tensor
product, and a supplemental scaling is introduced at the beginning of the simulation. The
scaling factor depends on the number of qubits the circuit operates on.
3.1.3 Aছঋ঒ঝছঊছঢ চঞঊগঝঞখ ঐঊঝ঎জ
In an arbitrary quantum circuit on q qubits, applying the general single-qubit gateU on the
k-th qubit is equivalent to applying the gate I0 
 : : :
 Ik 1 
U
 Ik+1 
 : : :
 Iq 1 on all
qubits. Similarly, applying the gatesU and V simultaneously on the qubits k and t results in
applying a tensor product containing I,U and V gates. In the following, the tensor product
I
 I
 : : :
 I is considered a single q-qubit gate, although it is the trivial identity operator.
An arbitrary q-qubit gate will be represented by 2(2q  2q) SNs.
The simulated state vector consists of 2q complex numbers, thus 2q+1 SNs, and the vector
is updated by computing matrix vector multiplications. A direct implementation of matrix
multiplication is generic in that it allows a mapping of any quantum circuit to SC simply
by de୮ୢning enough SNs to represent the state, and then translating each quantum gate into
stochastic multipliers and adders that performmatrix multiplication.
An input state vector is multiplied with each row of the matrix, where each vector entry is
multiplied with the corresponding row entry. The multiplication of two complex numbers
requires two multiplications and additions (see Equation 3.3) for each part of the result. A
multiplication requires 2(2Nm +Na) gates. Af୴er multiplying the state vector with a matrix
row, there are two sets of partial sums, one for the real part and another for the imaginary
part. Each partial sums addition is performed by a tree of depth log(2q) = q, which intro-
duces again (2q+1  1)Na gates into the simulation. As a result, the matrix multiplication of
a an arbitrary gate will introduceNG gates.
NG(q) = 2q

2q+1(2Nm +Na) + 2(2q+1   1)Na

The real and imaginary parts of the output state vector are computed in parallel, and for
the tree-shaped adder of depth q the length of the longest path is:
LG(q) = (Lm + La) + qLa
Figures 3.4 and 3.5 illustrate the stochastic circuits used for the matrix multiplication and
for computing an inner product.
3.1.4 Pঊছঝ঒ঌঞকঊছ চঞঊগঝঞখ ঐঊঝ঎জ
While a direct transformation of quantum gates is expensive, many quantum circuits of in-
terest contain relatively simple quantum gates (Pauli or CNOT), for which e୭୮ୢcient stochas-
tic implementations exist.
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Figure 3.4: The stochastic circuit for matrix multiplication is the same circuit used for the application of a quantum gate
to a state vector. In this figure thematrix represents a single-qubit gate.
Particular quantum gates, commonly used in quantum circuits, have the potential, when
mapped to SC, to require less classical gates and not to in୯୳uence the longest path. Pauli
gates (X;Y;Z; I), CNOT gate and P gate, when applied to a general state vector perform a
permutation of the state vector amplitudes. These gates are not required to be implemented
by matrix-vector multiplication. The matrices of the I,X, Y, Z and CNOT gates contain
on each line only a single non-zero entry, and an arbitrary tensor product of these gates will
result in a matrix with a single non-zero element on each row.
Applying one of these gates in the context of QC simulation using SC requires only
NOT gates (for changing the sign of the represented values) and permutations of SNs.
For example, simulating the application of the Z gate on a one-qubit state vector j i =
(a; b)T will transform the pair of SNs (br; bi) into ( br; bi), which is implemented by
(NOT(br);NOT(bi)).
The matrix of the CNOT gate represents a permutation, too, where the amplitude asso-
ciated to the j10i (a10) state is permuted with the amplitude of j11i (a11). The CNOT gate
is practically simulated by re-routing the a୭fected SNs. For example, for a two-qubit input
state vector with the SN pairs a10 = (a10r; a10i) and a11 = (a11r; a11i), the output state
vector will contain the SN pairs a010 = (a11r; a11i) and a011 = (a10r; a10i).
The P gate is implemented similarly to the CNOT gate and the Pauli gates. Due to its
matrix representation, the multiplication of an amplitude a by the complex number i is
implemented ai = (ar; ai)i = (NOT(ai); ar), where the ୮ୢrst position in the SN pair is
reserved for the real part, and the second position for the imaginary part.
As a conclusion, the total number of classic gates is not in୯୳uenced by these particular
quantum gates; the longest path and the scaling of the state vector entries remain unchanged.
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Figure 3.5: The stochastic circuit for computing an inner product between two complex vectors of length 2.
T঑঎Hঊ঍ঊখঊছ঍ ঐঊঝ঎
The tensor product between a Hadamard gate and a Pauli gate or CNOT results in a square
matrix with each line containing exactly two non-zero entries. In general, the tensor product
of hHadamard gates will contain 2h non-zero entries.
The parallel application of hHadamard gates in q-qubit circuits requires 2q(2(2h   1))
necessary additions for the SC simulation. The longest path is increased by LH(h) = hLa
gates, and the resulting scaling of the state vector SNs is SH(h) =
p
2 h. Although each
addition introduces a scaling of 1=2, by omiting the 1=
p
2 factor of the Hadamard matrix
the resulting scaling is reduced to 1=
p
2.
Rঘঝঊঝ঒ঘগঊক ঐঊঝ঎জ
The last gate from the universal quantum gate set analysed throughout this work is the T
gate, the =4 Z-rotation. Rotational gates of this type are extensively used in quantum cir-
cuits and have the matrix from Equation 3.4, where r  2. The matrix representation of
the tensor product contains a single complex entry, and, using Euler’s formula, the entry is
expressed as: a pair of SNs.
R(r) =

1 0
0 exp (i=2r)

(3.4)
ei=2r 7! (cos( 
2r
); sin( 
2r
))
Both the cos and sin functions take values in the [ 1; 1] interval that is representable by
bipolar SNs. Multiplying a state vector representing q qubits with rotational gates (between
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1 and q in parallel) requires a maximum of 2q complex number multiplications, which adds
at mostNCR = 2qNm gates to the total number of gates, and the longest path increases by
LCR = LG(q) gates. The introduced scaling does not depend on the number parallel gates,
such that SCR = 12 .
S঒খঞকঊঝ঒ঘগ ঘঙঝ঒খ঒জঊঝ঒ঘগজ
The synthesis of stochastic circuits simulating quantum computations consists of multiple
steps: 1) generation of the matrix-vector multiplication circuits; 2) reduction of the number
of trivial SN additions and multiplications; 3) introduction of RNGs to generate the param-
eter SNs from inputs and matrices.
Ensuring that the computation is precise requires the assesment of the randomness re-
quirements. In general, each input SNs will have its own associated random number gener-
ator (RNG): for the input-state SNs, and for the matrix entries. The RNGs will ensure that
the SNs have desirable randomness characteristics (are uncorrelated). The high hardware
cost of introducing a large set of RNGs is not negligible, and a ୮ୢrst optimisation is to use a
single n-bit LFSR to generate n independent SNs. This reduces the number of RNGs by a
factor of n.
Implementing the simulation as a matrix multiplication requires an exponential amount
of classical gates in general, although the Pauli gates and the CNOT are trivial to be simu-
lated. The difficult gates are the arbitrary gates, and, when using the reduced universal gate
set, the Hadamard and the rotational gates. In conclusion, the di୭୮ୢculty of simulating quan-
tum computations is dictated by the number of Hadamard and T gates that appear in the
Solovay-Kitaev decomposition of an arbitrary unitary gateDN06.
The number of gates (N) and the length of the longest path (L) presented previously
have to be understood as worst case costs, which can be reduced in certain situations. The
results of parallel gate tensor products contain a high number of entries from the set f0;1;ig.
Multiplication by these values is trivial, and no RNGs, as well as no multipliers, are required
to generate the SNs. As a result, matrix multiplications are performed similarly to how Pauli
gates were simulated. Futhermore, the 0-entries in the tensor product matrices reduce the
number of needed stochastic streams and multipliers.
3.1.5 S঒খঞকঊঝ঒ঘগ ছ঎জঞকঝজ
The simulation of quantum circuits using SC is applied to two types of circuits: stabiliser
(GHZn) and non-stabiliser (CRn). The Greenberger-Horne-Zeilinger (GHZn) circuitsNC10
are constructing highly-entangled states (similar to graph-states) of n qubits (see Figure 3.7c).
The circuits consist of n gates: a single Hadamard gate on the ୮ୢrst qubit and a sequence of
n 1 CNOTs controlled by the ୮ୢrst qubit and targeting each of the other qubits. The small-
est GHZ circuits is for n = 2, an this is illustrated as a stochastic circuit in Figure 3.6.
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Figure 3.6: TheGHZ2 circuit implemented as a stochastic circuit. The application of the Hadamard, after redundant
multiplications were removed, is ilustrated in the first part of the circuit. The entangling subcircuit, shown in the second
part, consists of CNOT gates implemented as SN reroutes.
The non-stabiliser circuits were synthetically constructed for the simulations, by apply-
ing the Hadamard gate in parallel on the n qubits, followed by a sequence of controlled-
rotations of gateG; ୮ୢnally, a second round of parallel Hadamard gates is applied on all the
qubits except the ୮ୢrst (see Figure 3.7b).
The e୭fect of using PP is illustrated for the sof୴ware simulation of quantum circuits using
SC. The results were obtained for the circuit from Figure 3.7a. The circuit operates on two
qubits, and the state vector consists of 23 SNs (a pair for each amplitude). For the input
j10i the diagrams from Figure 3.15 and 3.16 illustrate the evolution of the SN values with the
continuous increase (32 bits per step) of the bitstream length. The ୮ୢrst diagram shows the
SN values for bistreams of length between [32; 32000], while the last diagram contains the
values for streams of length [3:197  107; 3:2  107]. The diagrams are discrete, as can be
seen in Figure 3.14.
The expected values obtained af୴er simulating the circuit using QuIDDProVMH09 are ex-
pressed as the SN pairs ((1=
p
2; 0); ( 1=p2; 0); (0; 0); (0; 0)). However, the stochastic
circuit simulation introduces a scaling of 2 7 due to the construction of the state vector and
the sequence of Hadamard applications. The SN values read at the output approximate
0:00552 (see Figure 3.16).
A second round of simulations was executed on an FPGAPKPH13. The target quantum
circuit was automatically mapped to a stochastic version in VHDL (a hardware description
language). The VHDL description was synthesised and transferred to an FPGA. Further
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Figure 3.7: Circuits used for simulation: a) Example used for illustrating PP; b) The CRn circuit for n = 3 qubits forG =
((1; 0); (0; exp(i=8))); c) The GHZn circuit for n = 3.
infrastructure, such as SN generators of stochastic numbers (32-bit LFSRs used as RNGs to
generate 32 independent random bitstreams) and counters to convert SNs back to binary,
were also synthesized. The Altera DE2-115 FPGA development board and its associated sof୴-
ware were used as the development platform, and the FPGA-PC communication was con-
trolled by the Nios II processor, which required several custom-designed communication
blocksPKPH13.
The experimental results are used to compare the resources necessary for both classical
and stochastic computing to simulate a quantum circuit. Table 3.1 compares the equivalent
number of transistors between classical and stochastic implementations of the benchmarked
quantum circuits. The classical implementations were assumed to consist of 16-bit adders
and multipliers (1,072 and 7360 transistors, respectively) as well as 32-bit adders and mul-
tipliers (2,442 and 29,440 transistors, respectively). The transistor counts for adders and
multipliers were computed inVZO05 andZL08, respectively.
The transistor counts of the full implementations of the quantum circuits GHZn and
CRn are shown in the second and third columns of Table 3.1. The number of transistors for
the stochastic implementations are reported in column 4, while the number of transistors
required for the RNGs is given in column 5. Each RNGwas estimated to have 408 transis-
tors. The ୮ୢnal two columns of the table show the ratio of the transistor counts for the 16-bit
and 32-bit classical implementations, and those of the stochastic implementation. For exam-
ple, the cost of the 16-bit classical implementation of GHZ3 is 1,246,240, whereas the cost
of its stochastic realization is 1,600 + 408 = 2,008, implying an improvement factor of 621x.
The resource requirements grow exponentially with the number of qubits both for the sta-
biliser (GHZ) and non-stabiliser (CR) circuits. Moreover, the stochastic implementation of
a circuit is around four orders of magnitude more compact than its classical counterpart.
Table 3.2 shows the average error obtained during the simulations for di୭ferent SN lengths.
The trends observed earlier for GHZ3 apply to the other circuits, too. Very close to exact
resolution is achieved for 224 long SNs, and a very small deviation is observed for length 216.
However, the circuits are small, and the major obstacle of a succesful simulation is the preci-
sion loss introduced by the MUX-addition.
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Classical Stochastic Improvement
16-bit 32-bit Gates RNGs 16-bit 32-bit
GHZ3 1,246,240 4,866,720 1,600 408 621 2,424
GHZ4 6,398,112 25,119,392 8,000 816 726 2,849
GHZ5 32,187,008 126,855,808 39,168 1,224 797 3,141
GHZ6 157,010,176 620,472,576 186,880 2,040 831 3,284
GHZ7 744,857,600 2,949,160,960 872,448 3,672 850 3,366
CR2 589,669 2,281,129 770 816 372 1,438
CR3 2,881,188 11,125,908 3,816 1,632 529 2,042
CR4 13,208,876 51,077,596 17,400 6,120 562 2,172
CR5 59,366,048 230,137,248 77,120 22,032 599 2,321
Table 3.1: Transistor counts of circuits used in the experiments
Circuit Stochastic number length n Optimal
28 212 216 218 224 length
GHZ3 0.03662 0.013337 0.00359 0.0011 0.00019 28
GHZ4 0.05078 0.01550 0.00283 0.00155 0.00020 212
GHZ5 0.05029 0.01242 0.00366 0.00175 0.00014 216
GHZ6 0.04943 0.01309 0.00293 0.00159 0.00020 224
CR2 0.03925 0.00762 0.00328 0.00135 0.00015 212
CR3 0.05176 0.01076 0.00354 0.00188 0.00032 214
CR4 0.04774 0.01481 0.00384 0.00203 0.00020 218
CR5 0.04241 0.0126 0.00324 0.00152 0.00017 223
CR6 0.06257 0.01233 0.00325 0.00148 0.00017 224
Table 3.2: Errors for different SN lengths
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3.1.6 Cঘগঌকঞজ঒ঘগ
Simulating quantum circuits is known to be challenging. Approaching this problem by
mapping QC to SC is performed in a straightforward procedure, and the initial results show
that the amount of hardware required to implement the simulation by SC is orders of mag-
nitude less than a classical realisation. However, the main limitation of this approach is that
very long run-times are needed to achieve adequate precision. Progressive precision has a
great potential in raising the applicability of SC, but more ingenious models of simulating
QC need investigation for maintaining a low precision degradation.
3.2 V঎ছ঒এ঒ঌঊঝ঒ঘগ ঘএ ঙছঘঋঊঋ঒ক঒জঝ঒ঌ ঌ঒ছঌঞ঒ঝজ
Quantum circuits were introduced as probabilistic, and were linked to their stochastic coun-
terparts which are resilient in the presence of faults a୭fecting the SNs. The negative impact
of qubit or SN errors was reduced by introducing redundancies in the circuits, either by
incorporating QECCs or by extending the lenght of the SNs. To a high degree these protec-
tions are useful, but there are fault models that demand di୭ferent approaches. The situation
of missing gate faults is well investigated for classical Boolean circuitsBA00, and a common
solution is circuit veri୮ୢcation. Verifying a circuit implies detecting if a particular circuit in-
stance is conforming to the modelled circuit speci୮ୢcation.
The veri୮ୢcation task can be translated into the area of probabilistic circuits, as the method
for checking that a stochastic/quantum circuit adheres to its speci୮ୢcation. The veri୮ୢcation
of stochastic circuits was introduced inPAPH11, and for quantum circuits some previous work
involved quantum states and quantum processes (computations) tomography, which were
formulated starting from the density matrix representationNC10. Their major disadvantage
is the high computational complexity. The complexity relies on the probabilistic measure-
ments, but equally, on the high dimensionality of the Hilbert space associated to compu-
tation. In the following, some options for solving the veri୮ୢcation of quantum circuits are
presented. The testing and diagnosis of probabilistic circuits was jointly presented inPAPH11,
and extended for quantum circuits inPPH12.
3.2.1 Qঞঊগঝঞখ জঝঊঝ঎ ঝঘখঘঐছঊঙ঑ঢ
One of the ୮ୢrst problems encountered when assesing quantum circuits is the di୭୮ୢculty of
knowing the output state given that the only observable output consists of measurement re-
sults. The method of deducing the state of quantum system is state tomography, whose goal
is to reconstruct the density matrix of an ensemble of particles through a series of measure-
mentsAJK05.
The density matrix is used to express general pure and mixed quantum states. One of its
properties is that, for an arbitrary density matrix , the probability of measuring the state
j i is given by the trace of multiplication between the outerproduct j i h j and . This
69
procedure is the building-block of tomography approaches.
p(j i) = tr(j i h j )
Quantum process tomography is concerned with characterising the operation of quantum
processes, and the procedure is exponentially di୭୮ୢcult compared to state tomographyTRH13.
In this section only the tomography of states will be shortly introduced. In general, tomo-
graphic approaches are based on the concept ofN-experiments. Tomographic approaches
were initially applied to particles (e.g. photons), but when discussing about quantum cir-
cuits, the repeated execution of a circuit is similar to the repeated emission of photons from
a photon source. All photons from the same source have identical quantum properties, and
an ensemble of n photons should be understood as the output of an n-qubit circuit.
De୮ୢnition 2. AnN-experiment(C, i) consists of repeating forN times the execution of a
probabilistic circuit C under the input i 2 I and measuring af୴er each execution the outputs
of the circuit. The numberN is the length of the experiment.
Tomography is a probabilistic method, and in practice a quantum state cannot be ap-
proximated perfectly because the experiments would require an in୮ୢnite length to yield the
exact probabilities of observing the measured states. This is similar to stochastic computing
(see Section 3.1) and its progressive precission property. However, in the following it will be
assumed that af୴er a su୭୮ୢciently long experiment, the probabilities are inferred with a su୭୮ୢ-
ciently high precision.
S঒গঐক঎ চঞঋ঒ঝ ঝঘখঘঐছঊঙ঑ঢ
The state of an arbitrary single qubit is spanned in the density matrix formalism by the four
Pauli matrices and four real parameters Si, where 0 = I, 1 = X, 2 = Y and 3 = Z, and
S0 (corresponding to I) will always equal 1AJK05.
 =
1
2
3X
i=0
Sii
Any single-qubit quantum state is speci୮ୢed by three independent parameters associated
to three lineary independent matrices. The measurements necessary to determine the Si pa-
rameters correspond to the states jii, where j1i = j+i, j2i = 1=
p
2j0i+ i j1i and
jii = j0i. Thus, the measurements in theX;Y and Z basis will be used for inferring Si.
The order of measurements is not relevant: tomography works similarly to how a point is
located in a 3D space, the only di୭ference being that in a 3D space a point is located on the
Bloch sphere (for pure states). The ୮ୢrst measurement isolates the unknown state to a plane
perpendicular to the measurement basis. Further measurements isolate the state to intersec-
tions of non-parallel planes, which, for the second and third measurements, correspond to a
line and ୮ୢnally a pointAJK05.
70
Mঞকঝ঒-চঞঋ঒ঝ ঝঘখঘঐছঊঙ঑ঢ
For a single qubit the number of parameters required to construct the density matrix is four.
For a multi-qubit system the density matrix is expressed according to Equation 3.5, and there
is an exponential number of parameters (4n 1) to estimate, while S0;0;:::0 is always zero. For
example, for two qubits, 15 independent parametes have to be estimated.
 =
1
2n
3X
i1;i2;:::in=0
Si1;i2;:::ini1 
 i2 
 : : :
 in (3.5)
In particular, there are some situations where a large number of parameters is zero (e.g.
un-entangled/separable states). The density matrix of the state j00i is decomposed into a
sum of only four Si parameters, for instance.
00 =
1
2
(I+ Z)
 1
2
(I+ Z)
=
1
4
(I
 I+ I
 Z+ Z
 I+ Z
 Z)
3.2.2 Fঊঞকঝ খঘ঍঎কজ
The reversibility of quantum circuits was used byPHM04 for formulating the initial prob-
lem statement of testing reversible circuits. Quantum circuits were considered consisting of
k-CNOT gates (CNOTs with k controls) and the employed fault models were the single-
stuck-at andmultiple-stuck-at, which are very similar to the ones used in classical circuit
testingBA00. For this reason the approach did not capture the complete complexity of the
quantum gate fault mechanism. A more recent overview considered fault model presented
inBAP10, and it includes faults of the following type: modelled by Pauli matrices, initialisa-
tion faults, lost phase faults, measurement faults and forced gate faults.
Probabilistic circuits containing n gates will be speci୮ୢed as a gatelist (a list of gates, and
the connections existing between gates). More speci୮ୢcally, the gatelist of an arbitrary quan-
tum circuit is the sequence CL = fG0;G1; : : : ;Gng, whereGi represents a gate. In gen-
eral, a fault is de୮ୢned by a model that mimics physical defect mechanisms or typical designer
errors, and the fault models that seemmost adequate from an engineering perspective are
those fromPFBH05 which include:
 Single Missing-Gate Fault (SMGF), where the gateGi is missing from CL;
 Repeated-Gate Fault (RGF): the gateGi is applied t times. Thus, if t is even, then
RGFs are equivalent to SMGFs, and if t is odd, the fault is redundant;
 Multiple Missing-Gate Fault (MMGF), where multiple gatesGi are missing from CL.
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Assuming the SMGFmodel, a probabilistic circuit C is transformed to a di୭ferent prob-
abilistic circuit Cf by a fault f 2 F, where the fault list F = ff1; f2; : : : ; fjFjg is the set of
possible faults. Each possible missing gate from the circuit C0 is the source of a faulty circuit,
and jFj = n.
The circuit C0 is used to denote the fault-free circuit, while Cf indicates a faulty circuit
where the fault f is present. The faulty circuit is modelled by removing the gate correspond-
ing to f 2 F from the fault-free circuit C0, and Cf has the same input and output space as the
correct version C0. In the case of quantum circuits, the faulty circuit Cf is the gate sequence
Cf = fG0;G1; : : : ;Gf 1;Gf+1; : : : ;Gng.
The fault-free C0 and the faulty probabilistic circuits Cf, besides being modelled by gatelists,
are represented by the probability distributions obtained at their outputs in the presence of
a speci୮ୢed input. The probability distributions Cj(i), for the input i 2 I, can be computed
by sof୴ware simulation. For quantum circuits, a sof୴ware circuit simulator is, for example,
QuIDDProVMH09. The obtained probability distributions represent the diagonal elements
of the density matrix of the output state. A quantum circuit C on n qubits, considering
only the jIj = jOj = 2n inputs in the computational basis, will generate 2n long proba-
bility distributions C(i) = (p(i; 1); p(i; 2); : : : ; p(i; jOj)), and thus 22n probabilities that
relate input states to output states. In testing terms p(i; j) is the probability of measuring j at
outputs of Cwhen the test vector i is applied.
3.2.3 D঒জঝঊগঌ঎ খ঎ঊজঞছ঎জ
Two probability distributions obtained from two separate probabilistic circuits are com-
pared by computing the distance between them. Some of the most used distances are the
Euclidean, L1 (trace distance) and ୮ୢdelity, which are presented for the two probability dis-
tributions a and b:
Euclidean: dist(a; b)e =
sX
i
(ai   bi)2
Trace: dist(a; b)t =
1
2
X
i
jai   bij
Fidelity: dist(a; b)f =
X
i
p
aibi
Distance measures are useful, for example, for comparing the probability distribution of
faulty circuits Cf to the output of C0. The approximation of a quantum state is compared
to the ideal (expected) quantum state by using similar distance measures where the ୮ୢdelity
of two quantum states is a measure of state overlapAJK05,NC10. For two quantum states 1 and
2 the trace distance and the ୮ୢdelity are de୮ୢned as:
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Quantum trace: dist(1; 2)qt =
1
2
tr(1   2)
Quantum ୮ୢdelity: dist(1; 2)qf =

tr(
qp
12
p
1)
2
3.2.4 Tঘখঘঐছঊঙ঑঒ঌ ঝ঎জঝ঒গঐ ঊগ঍ ঍঒ঊঐগঘজ঒জ
This section focuses on determining by a tomographic approach if a circuit under test (CUT)
C operates correctly or not. Tomographic testing is the problem of detecting gate faults into
circuits (“is the circuit correct?”), while tomographic diagnosॷ identi୮ୢes with a high prob-
ability the existing fault (“if the circuit is faulty, which particular fault a୭fected it?”). The
assumed gate fault model is SMGF. In the following sections the investigated states are as-
sumed to be pure, and the density matrix will be replaced by the state vector representation.
At ୮ୢrst, a parallel analysis between stochastic circuits and quantum circuits is conducted
based on their probabilistic behaviour (see De୮ୢnition 1). Quantummechanics can be thought
of as extension of classical statistics dealing with entities called probability amplitudes that
behave like probabilities, but are complex rather than real numbersAar04. Stochastic circuits
do not support state superpositions, and, during the analysis, the input and the output
states of the quantum circuits are considerd being in the computational basis (stabilised
by Z) and measured in the same basis. This restriction does not a୭fect the generality of the
analysis, since measurements in an arbitrary basis are constructed by the application of rota-
tional gates followed by Zmeasurements (see Section 2.1).
Classifying the CUT C as faulty or fault-free cannot be performed by investigating its
gatelist, as the circuit is a black box, and the only obtainable information is the output o 2
O corresponding to the input i 2 I. Testing and diagnosing the CUT C against a complete
set of modelled fault-free and faulty circuits (represented by probability distributions) starts
from the key assumption that only the tomograms (see De୮ୢnition 3) ofN-experiments (see
De୮ୢnition 2) are available to decide whether or not C is faulty.
For quantum circuits, the experimental approach is similar to quantum state tomogra-
phy, but instead of choosing a large set of measurement-basis to perform the experiments,
these are performed only in the computational basis. Arbitrary rotated measurements in-
crease the complexity of the circuit and of the hardware experimental apparatus required
for the circuit execution. Such measurements are di୭୮ୢcult to perform, while restricting the
discussion only to Z-measurements will penalise the methods in terms of precision, but will
increase the feasibility of testing and diagnosis.
De୮ୢnition 3. A tomogram T(C; i;N) = (t1; t2; : : : ; tjOj) of the circuit C under input i 2 I is
a probability distribution obtained af୴er executing theN-experiment(C, i), such that tj = njN
where nj is the number of times the output j 2 Owas observed during the experiment.
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A tomogram T(C; i;N) is not necessarily deterministic; as a result repeating theN-experiment
k times may yield up to k di୭ferent probability distributions. In contrast, if the CUT C is
non-probabilistic (and fault-free), each application of the test vector iwill produce the same
output value C(i), and the tomogram T(C; i;N)will have 1 in the i-th position and 0’s else-
where.
In the following, the probability distribution Cj(i) denotes the modelled (ideal) outputs
of the circuits Cj 0  j  n af୴er using i 2 I as an input, while a tomogram indicates the
results obtained for the CUT C af୴er running anN-experiment having i as an input.
For example, for the probabilistic circuit CUT CwithO = fo1; o2; o3; o4g and the ref-
erence or good probability distribution C0(i) = (p1; p2; p3; p4) = (0; 0:5; 0:25; 0:25)
for some input vector i, the T(C; i; 5) of a 5-experiment may yield the four possible output
values o1; o2; o3 and o4, for a total of 0, 3, 1 and 1 times, respectively. By De୮ୢnition 3:
T(C; i; 5) = (t1; t2; t3; t4) = (0=5; 3=5; 1=5; 1=5) = (0; 0:6; 0:2; 0:2)
De୮ୢnition 4. The true-positive probability TP is the probability that a tomogram produced
by an instance of Cf is classi୮ୢed as produced by Cf. The false-positive probability FP is the
probability that a tomogram produced by an instance of C0 is classi୮ୢed as produced by Cf.
The true-negative probability TN is the probability that a tomogram produced by C0 is
classi୮ୢed as produced by C0. The false-negative probability FN is the probability that a to-
mogram produced by Cf is classi୮ୢed as produced by C0.
Tomographic approaches are prone to both false positivॶ (identifying a correct circuit
as erroneous) and false negativॶ (identifying an erroneous circuit as correct). Intuitively,
the probability of misclassi୮ୢcations is reduced if the length of the experiments is increased,
but repeating experiments is costly, and it is of interest to know which experiment length is
required in order to achieve a given con୮ୢdence in a tomogram, i.e., to ensure that the prob-
ability of a misclassi୮ୢcation does not exceed a certain pre-de୮ୢned limit. The veri୮ୢcation
methods for probabilistic circuits are presented in the following.
Tঘখঘঐছঊঙ঑঒ঌ ঝ঎জঝ঒গঐ
uses a tomogram T(C; i;N), and its jFj + 1 distance measuresD = fd0; d1; d2; : : : ; djFjg
with respect to the probability distributions of the correct circuit C0 and the faulty circuits
C1;C2; : : : ;CjFj are calculated. The minimal distance min(D)will indicate the closest prob-
ability distribution to the tomogram T. Detection is ୮ୢnalised by comparing if min(D) = d0
and, if this is the case, the circuit C is fault-free, otherwise C is faulty.
Tঘখঘঐছঊঙ঑঒ঌ ঍঒ঊঐগঘজ঒জ
has its equivalent for conventional circuits in the diagnosis of manufacturing defectsBA00,
and (post-silicon) debugging where design errors are targetedBA00. Tomographic diagnosis
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starts from the approaches used in the classic context, where a ranked list of candidate faults
is constructedBA00. In general, a diagnostic method is considered e୭୮ୢcient if the fault, which
is present in the CUT C, is at the top of a ranked list.
De୮ୢnition 5. The rank rank(f) of a fault f is the position of f in the list of faults sorted by
the distance between the tomogram of the faulty circuit Cf and the fault-free circuit C0. For
two errors f1 and f2 with d(Cf1;C0)  d(Cf2;C0), then rank(f1)  rank(f2). The minimal
rank is 1.
Designers are interested in correcting the ୮ୢrst reported error and the concept of erorr
rank is taken into consideration. If eliminating the ୮ୢrst ranked error fails, the designer will
consider the second ranked error, and so on, until the actual error is repaired. The position
of the error in the ranked list corresponds to the e୭fort spent by the designer trying to cor-
rect false positives. The ranked diagnostic list is easy to construct for a given tomogram: the
faults are sorted according to their distance to the tomogram, meaning that the set of dis-
tancesD, computed during testing, will be ordered.
3.2.5 B঒গঊছঢ ঝঘখঘঐছঊঙ঑঒ঌ ঝ঎জঝজ
The detection of faulty circuits is a binary classi୮ୢcation problem, where a set of test vectors
(circuit inputs i 2 I) is used to obtain the tomograms following theN-experiments. The
use of binary tests allows the construction (generation) of test sets, (subsets of I) that allow a
designer to prove with a given probability that an instance of a circuit is faulty or not. The
use of test sets can be extended to the task of diagnosis, too, by using these to show that a
circuit does not contain the speci୮ୢc fault f 2 Fwith a given probability.
The test and diagnosis approaches of the previous section are augmented by including
the binary decision tests (BTT) (see De୮ୢnition 6). For probabilistic circuits all the distances
between a tomogram and the modelled probability distributions were computed, and no
tractable proof was o୭fered of the circuit being faulty or not. The use of BTTs, acting as
pairwise comparisons between a tomogram and the modelled probability distributions, will
be used as a mechanism of proof.
De୮ୢnition 6. A binary tomographic test BTT(C; f; i) for a circuit C against the error f is the
procedure by which the tomogram T, obtained af୴er anN-experiment(C, i), is compared to
the modelled probability distributions C0(i): Cf(t) and the circuit is classi୮ୢed as fault-free if
dist(C0(t);T) < dist(Cf(t);T), otherwise C is faulty with fault f.
A BTT is based on anN-experiment and the obtained tomograms are speci୮ୢc for the
used input i. Constructing a set of BTTs (see Algorithm 1) allows inferring a set of inputs
that should be used for minimum-lengthN-experiments to correctly classify a CUT C as
faulty or not. The probability threshold  (see De୮ୢnition 7) is used as the minimum proba-
bility of correct classi୮ୢcation. The returned set of BTTs is computed based on the modelled
probability distributions, and the BTTs will be used on actual instances of the CUT C. As a
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result, af୴er applying the resulting set of BTTs to C, a tomogram produced by Cf will be cor-
rectly identi୮ୢed as produced by Cf with at least probability  . Intuitively, when any of the
computed BTT is applied, a circuit having fault fwill be identi୮ୢed as faulty with probability
 or higher.
De୮ୢnition 7. The detection threshold  is the minimum true-positive (TP) probability of
classifying a circuit C by the BTT(C; f; i) as an instance of Cf.
The task of tomographic diagnosis is to identify the fault responsible for a failure with
high con୮ୢdence. A major di୭ference to testing is that, when at least one BTT classi୮ୢes the
circuit as faulty (i.e., having a fault f), the circuit is regarded faulty and testing stops. For di-
agnosis the fault-type is relevant, and additional tests have to be applied to identify whether
the fault present is f or a di୭ferent fault.
Adaptive diagnosॷ (Algorithm 2) attempts to prove for each modelled fault that it is
not present. The diagnosis procedure operates directly on the circuit instance CUT C, and
faults, for which their existence cannot be disproven, are considered candidates (suspects)
and held in a set of suspects SUSP.
3.2.6 Sক঒ঌ঒গঐ ঊগ঍ খঘ঍঒এ঒঎ছজ ঘএ চঞঊগঝঞখ ঌ঒ছঌঞ঒ঝজ
The exclusive use of BTTs is not su୭୮ୢcient to improve the applicability of tomographic test-
ing/diagnosis to quantum circuits, since speci୮ୢcs of quantum circuits are not included in
the analysis. The methods have to be extended from the initial probabilistic circuit formu-
lation, and to concentrate, for example, on faults a୭fecting the relative phase of the output
quantum state. Such faults could not have been detected by the Z-measurements at the out-
puts of the CUT C during anN-experiment. A solution similar to detecting phase-୯୳ip er-
rors is required where circuits for measuring the Z-operator of the quantum state were used
(see Section 2.3.3).
A more in-depth presentation of tomographic testing and adaptive diagnosis for quan-
tum circuits, as illustrated by Algorithms 1 and 2, is based on the concepts of slicing and
circuit modi୮ୢers.
C঒ছঌঞ঒ঝ জক঒ঌ঎জ
A ୮ୢrst extension of tomographic testing is the use of quantum subcircuits (slicॶ). These
are sequences of gate applications. Slicing is used during the test and diagnosis as a means
to implement the methods in a divide-and-conquer algorithmic manner. The subcircuit
C0 = fGl; : : : ;Gmg is a subsequence of gates from of C, and for
C = fG0;G1; : : : ;Gl 1;C0;Gm+1; : : : ;Gng
the gate sequences B = fG0;G1; : : : ;Gl 1g and E = fGm+1; : : : ;Gng are quantum gates,
too (see the tensor product postulate of quantummechanics in Section 2.1). Assuming the
quantum circuits C and C0 as unitary matrices, then C0 = ByCEy.
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Figure 3.8: The left- and right-modifiers surrounding the circuitC.
The classical control compulsory for quantum systems motivates the slicing mechanism.
For instance, trapped-ion quantum computers require a laser system to apply pulses of well-
de୮ୢned wavelength and duration to ions suspended in a speci୮ୢc EM ୮ୢeld con୮ୢgurationNC10.
Here, the classical computer controls such laser parameters as pulse frequency, direction and
duration. Quantum gate operations are not represented by physical gates or wires like in
the usual (classical) sense, and slicing is, as a result, feasible in a majority of quantum com-
puting architectures. Slicing a circuit would be performed by not executing the commands
corresponding to the sliced-out gates.
The detection of faults in a quantum circuit is performed by excluding the fault-free sub-
circuits (the unitaries B and E are sliced). This would indicate that the circuit black box as-
sumption is violated: on the contrary, it is extended because the gates are now considered
black boxes, and the time intervals between the gate applications by the classical control unit
are presumed equal.
L঎এঝ/ছ঒ঐ঑ঝ খঘ঍঒এ঒঎ছজ
The second extension of tomographic testing considers that quantum circuits (and slices)
consist of gates from the universal gate set fCNOT;H;P;Tg. The detection and diagnosis
of missing gates is enhanced by using the leظ/right modifiers (LRM). The modi୮ୢers are sim-
ilar to rotational gates, appended at the input (lef୴) and output (right) of a quantum circuit.
The leظ-modi୮ୢer consists of the parallel application of Hadamard and T gates ((TH)
n) on
all the n qubits before any gate of the circuit/slice is applied. The right-modi୮ୢer consists of
the parallel application of Hadamard gates (H
n) af୴er the last gate of the circuit/slice (see
Figure 3.8).
For tomographic testing/diagnosis the used inputs were in the computational basis, and
while the Hadamard gate transforms the Z-stabilised input into anX-stabilised output, the
P and the T gate keep the Z-stabilised states unchanged (see Table 2.4). TheN-experiments
are based on Z-measurements and a missing P or T gate will not be observed in the tomo-
grams.
The illustration of slicing proceeds from slices of minimal size, containing a single gate
from the set fP;Tg. For the missing gate in the slice, Equation 3.6 is the output stabiliser
of output, as the LRM circuit surrounding an empty slice isHTIH, where I is the identity
gate. The output of an LRM circuit surrounding a minimal slice where the P gate is not
missing is illustrated in Equation 3.7. The stabiliser is the result of bit ୯୳ipping (applyingX)
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Algorithm 1 Algorithm BTTgen for fault detection
Require: Circuit under test C on q qubits; fault list F = ff1; f2; : : :g
Require: Detection threshold  ; Test vector set I = fi1; i2; : : :g, with jIj = 2q
1: Select i 2 Iwhich detects most faults by BTTwith (or without) LRM.
2: Let Fdett be the set of detected faults.
3: Determine the minimal length of theN-experiments of the BTTs such that TP   for
each f 2 Fdett .
4: for all Undetected faults fu 2 F n Fdett do
5: LetG be the gate associated with fault fu
6: C01;C02 are slices obtained af୴er slicing at the middle of the C gate sequence
7: Recursively apply BTTgen to C01;C02
8: end for
9: return Set of BTTs such that if they all result in classi୮ୢcation as correct, the circuit can
be considered correct with at least probability  .
the stabiliser of the empty slice. The LRM circuit of a slice containing a single T gate will be
HTTH = HPH. The output stabiliser is presented in Equation 3.8, which is again di୭ferent
from the stabiliser of the empty slice.
The LRM technique di୭ferentiates between a faulty minimal and a correct slice. This is
useful observation as SMGFs (from the universal gate set) are always detectable when this
technique is used in conjuction with slicing. Comparing the LRMs to state tomography,
the modi୮ୢers are a supplemental measurement basis, which will increase the detection and
diagnosis rates of even larger slices.
Z H ! X T ! X+ Yp
2
I ! X+ Yp
2
H ! Z+ Yp
2
(3.6)
Z H ! X T ! X+ Yp
2
P  ! Y+ Zp
2
H ! Y+ Xp
2
=
X(Z+ Y)p
2
(3.7)
Z H ! X T ! X+ Yp
2
T  ! Y H !  Y (3.8)
3.2.7 S঒খঞকঊঝ঒ঘগ ছ঎জঞকঝজ
The results presented herein are based on simulations and will show the properties of tomo-
graphic testing/diagnosis. The tomograms for a given circuit (fault-free or faulty) are com-
puted using a Monte Carlo simulation. The modelled probability distributions for a given
input i 2 I (computed usingVMH09) are used to generate the tomograms. For the probability
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Algorithm 2 Algorithm BTTdiag for fault diagnosis
Require: Circuit under test C (fault-free or faulty);
Require: Circuit model C0; fault candidates FF = ff1; f2; : : :g;
Require: Allowed test vectors II = fi1; i2; : : :g;Mmax
1: SUSP FF // Set of candidate faults (suspects)
2: for all i 2 II and f 2 FF do
3: DetermineMmin such that BTT(C0; f; t) has TP   with (or without) LRM
4: Record fwithMminMmax in set F
5: end for
6: for all f 2 FF do
7: Perform BTT to obtain tomogram T of C
8: if dist(C0(t);T) < dist(Cf(t);T) then
9: SUSP SUSP n ffg
10: end if
11: end for
12: if jSUSPj 6= 0// there are still suspect faults then
13: C01;C02 are slices obtained af୴er slicing at the middle of the C gate sequence
14: Recursively apply BTTdiag to C01;C02 with FF = SUSP and C = C01 or C = C02
15: end if
16: return Fault f such that C equals C0 with fault f.
distribution C(i) = (p1; : : : ; pn), where n is the length of the output of the probabilis-
tic/quantum circuit, the tomogram T is computed by simulating anN-experiment:
 A (pseudo-)random integer between 1 and n is drawn according to the distribution
C(i);
 The entry tj of T is computed as the number of times j is obtained and divided byN.
The distances between the tomograms and the probability distributions are computed
using the Euclidean distance. For tomographic testing of probabilistic circuits the fraction
of false positives and negatives amongMN-experiments indicates the con୮ୢdence placed in
the accuracy of the tomogram. For instance, the 3qubit circuit of Figure 3.9b is a୭fected by a
single missing gate, and the fault list consists of a single missing-gate fault (SMGF). Apply-
ing the input vector j000i to both the correct and the faulty circuit results in the probabiliy
distributions outc and outm respectively. The number of false positives and negatives among
M = 100; 000 tomograms constructed using various lengths of theN-experiments, and
di୭ferent input vector are shown in Table 3.3.
outc = (0:286; 0:002; 0:210; 0:001; 0:210; 0:001; 0:287; 0:002)
outm = (0:167; 0:122; 0:122; 0:089; 0:122; 0:089; 0:167; 0:122)
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Figure 3.9: The 3qubit circuit: a) The fault-free circuit; b) A single gate (the lowest Hadamard gate) is missing from the
initial circuit.
N Nr. false positives Nr. false negativesj000i j001i j100i j111i j000i j001i j100i j111i
5 1,316 1,219 1,280 1,211 20,224 20,307 20,099 20,085
10 42 43 48 50 10,697 10,729 10,747 10,587
15 1 3 1 2 5,653 5,560 5,748 5,622
20 1 0 0 1 2,777 2,743 2,827 2,722
100 0 0 0 0 1 0 1 2
1,000 0 0 0 0 0 0 0 0
Table 3.3: Misclassification results for the circuit from Figure 3.9 using various input vectors.
Several interesting conclusions arise from this ୮ୢrst experiment. Firstly, increasing the
length of the experiments improves the accuracy of classi୮ୢcation: both false positive and
negative rate fall signi୮ୢcantly by risingN. Secondly, the choice of the used input vectors
has no signi୮ୢcant in୯୳uence on the results, due the two Hadamard gates at beginning of the
circuit that create equal superpositions. For inputs in the computational basis state, the su-
perpositions are independent of the input vector (except for their relative phase).
Figure 3.10 shows, for several quantum circuits and various measurement countsN,
the misclassi୮ୢcation rate, i.e., the share of tomograms obtained from the correct circuits
that have been classi୮ୢed as erroneous among 10,000 tomograms. The circuits used include
3qubit, three circuits provided with the QuIDDPro sof୴ware package, and the 5- and 12-
qubit quantum Fourier transform/addition (qf୴add) subcircuits from the implementation
of Shor’s algorithm as presented inFDH04. The inputs used were j0 : : : 0i, except for the qf-
tadd circuits, where j0 : : : 01iwas applied.
The probabilistic approach towards tomography of probabilistic circuits has some inher-
ent limitations, and the concept of undetectable faults is introduced. A fault fwith dist(C;Cf) <
0:0001 is hard to detect for a given input vector and excluded from the considerations of the
true/false positive/negative rates. The numbers of qubits, single missing-gate faults, and
detectable faults in the circuits are found in the headings of Table 3.4. The results in Fig-
ure 3.10 show that the classi୮ୢcation accuracy is relatively poor for short experiments, while
for N = 1,000 or more the classi୮ୢcation is almost perfect for the small circuits.
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Figure 3.10: Correct quantum circuits misclassified as erroneous.
The evaluation of the tomographic diagnosis of probabilistic circuits is based on cir-
cuit simulations, too. Without the possibility of slicing and LRMs, the diagnostic rank of
non-redundant faults was computed for the circuits from Table 3.4. The length of theN-
experiments is selected from the set f5; 10; 20; 50; 100; 1000g. Starting from this set the
minimum and maximum ranks are reported, along with the mean  and the standard devi-
ation . The rank improves with increasing accuracy of the tomograms, achieving the best
resolution atN = 100 and 1; 000 for some of the circuits. The diagnosis of the 12-qubit qf-
tadd circuit, where the state vector contains 212 probabilities, requires lengthy experiments.
Approximating the probabilities for a large circuit is exponentially more di୭୮ୢcult than for
small circuits like the 3qubit (23 probabilities).
The simulation results of the BTT set generation are presented in Table 3.5 and Table 3.6.
The simulations were executed using binary decision tests, slicing and the lef୴-right modi-
୮ୢers.
The circuits used during these simulations include: the qecc9 circuit, which is the imple-
mentation of the 9-qubit QECC, the simplegrover3 circuit, an implementation of Grover’s
algorithmNC10, and chp10, which is a randomly generated stabiliser circuit containing 100
gates (CNOT, Hadamard or P, with equal probability).
The ୮ୢrst three columns show the circuit’s name, and the numbers of qubits and gates;
the latter is also the number of SMGFs. Results are reported for three values of the detec-
tion threshold, quoted in column  . The number of BTTs (which equals the number of
slices), the total number of measurements, the test time (number of applied gate operations)
and the number of undetected faults are given in the next columns. The maximum num-
ber of possible vectors is used for all circuits, except qecc9 and chp10 for which 32 random
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Table 3.4: Diagnostic rank statistics.
N
Circuit 3qubit Circuit simplegrover3
(3 qub., 6 faults, 4 non-red.) (3 qub., 9 faults, 4 non-red.)
Min Max Mean  SD  Min Max Mean  SD 
5 1 2 1.0696 0.2544 1 3 1.0123 0.1147
10 1 2 1.0196 0.1386 1 3 1.0021 0.0469
20 1 2 1.0021 0.0458 1 2 1.0001 0.0071
50 1 1 1 0 1 1 1 0
100 1 1 1 0 1 1 1 0
1,000 1 1 1 0 1 1 1 0
N
Circuit qf୴add5 Circuit qf୴add12
(5 qub., 27 faults, 16 non-red.) (12 qub., 143 faults, 112 non-red.)
Min Max Mean  SD  Min Max Mean  SD 
5 1 9 1.3405 0.7573 1 108 14.2492 19.3405
10 1 7 1.1655 0.5130 1 103 13.2732 18.6559
20 1 5 1.1262 0.5104 1 103 12.1130 17.7040
50 1 5 1.1165 0.5102 1 103 11.2052 16.7547
100 1 5 1.1178 0.5187 1 103 10.5137 16.0932
1,000 1 5 1.1229 0.5362 1 103 9.9614 15.3526
N
Circuit steaneX Circuit steaneZ
(12 qub, 95 faults, 41 non-red.) (13 qub., 105 faults, 42 non-red.)
Min Max Mean  SD  Min Max Mean  SD 
5 141 1.2327 0.5447 1 22 1.2263 0.6652
10 1 5 1.1739 0.4454 1 7 1.1828 0.5307
15 1 3 1.1529 0.4271 1 5 1.1659 0.5015
20 1 3 1.1428 0.4243 1 4 1.1336 0.4579
100 1 3 1.138 0.4078 1 4 1.1215 0.4415
1,000 1 3 1.1141 0.3709 1 4 1.0318 0.2138
Table 3.5: BTT detection results for circuits without the LRM technique.
Circuit Nr. Nr.  BTTs Nr. Test Undet.
qubits gates meas. time faults
3qubit 3 6 .99 2 50 260 1
simplegrover3 3 9 .99 2 40 280 0
qf୴add5 5 24 .99 1 10 240 19
qecc9 9 60 .99 8 80 1,770 19
chp10 10 100 .95 9 120 2,870 11
.999 150 4,200 11
.999 9 210 6,860 11
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Table 3.6: BTT detection results for circuits with the LRM technique.
Circuit Nr. Nr.  BTTs Nr. Test Undet.
qubits gates meas. time faults
3qubit 3 6 .99 2 50 260 1
simplegrover3 3 9 .99 2 40 280 0
qf୴add5 5 24 .99 4 160 390 7
qecc9 9 60 .99 17 600 2,960 8
chp10 10 100 .99 15 390 6,610 3
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Figure 3.11: Diagnostic results for circuits 3qubit and qftadd5.
test vectors are employed. No metric of actual test cost is provided because the metric de-
pends on the implementation technology. For example, trapped-ion quantum computers
tend to require more e୭fort to set up a measurement than to actually perform gate opera-
tions. For such technologies, the number of measurements is the appropriate metric. Some
optical technologies have little overhead for measurements; here the sum of all the gate op-
erations during tomographic testing (column test time) de୮ୢnes the test e୭fort. Results for
three values of  are shown for circuit chp10. The impact is small, and even smaller for the
other circuits, and therefore is not reported here. Table 3.6 contains the same information
for the scenario when LRM is used. The number of undetected faults becomes considerably
smaller, at the expense of additional test cost.
The main di୭ference between adaptive diagnosis of quantum circuits and tomographic
diagnosis of probabilistic circuits is that the adaptive approach tries to reduce the set of
suspect faults, whereas the probabilistic method ranks the list of suspect faults. Figures 3.11
and 3.12 show the adaptive diagnosis results for non-randomly generated circuits. BTTdiag
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Figure 3.12: Diagnostic results for simplegrover3 and chp10.
was evaluated for g-gate circuits, by performing g experiments using all g possible circuits
with an SMGF. Both ୮ୢgures are histograms, where for each circuit the frequency (the verti-
cal axis) of the SUSP sizes (horizontal axis) is represented. The algorithm returned the set of
suspect gates SUSP. In all cases, the actual missing gate was included in SUSP.
Two histograms are reported per circuit: the black columns show the distribution of the
size of SUSP among the g experiments when the LRM technique is not employed, whereas
the red-shaped columns represent the distribution when LRM is used. For instance, circuit
3qubit has 6 faults (the parallel application of Rz and Ry were considered a single gate); as
a result, 6 experiments were performed. Without LRM, three of the experiments resulted
in a suspect gate set size of 3, and another three yielded a SUSP size of 4. With LRM, one
experiment resulted in a perfect resolution (jSUSPj = 1), and ୮ୢve experiments yielded
SUSP size of 2. High-resolution diagnosis is indeed possible when the LRM technique is
employed.
Random circuits with di୭ferent numbers of qubits and gates (CNOT, Hadamard, P and
T, with equal probability) are used to complement the results. Algorithms BTTgen and
BTTdiag were applied to the circuits. Figure 3.13 summarizes the detection rate, the number
of slices tested, and the test time required by BTTgen, and the suspect set sizes SUSP ob-
tained by BTTdiag. The minimal, average and maximum SUSP sizes are represented by the
error bar. The test and diagnosis quality (i.e., the detection rate and the SUSP size) are con-
sistently good when LRM is used. The number of slices and the test time grow signi୮ୢcantly
with the number of gates, but scale up slowly with the number of qubits. Test time is more
a୭fected by this increase if the LRM technique is used.
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Figure 3.13: Detection and diagnosis results for randomly generated circuits.
3.2.8 Cঘগঌকঞজ঒ঘগ
Testing and diagnosis of probabilistic circuits was introduced starting from a tomographic
approach similar to quantum state tomography. The main di୭ference is that the presented
methods reduced the types of available measurements at the output of the circuit, and used
the Euclidean distance. For error correcting circuits the methods deliver good results, and
treating quantum circuits as idealised probabilistic circuits o୭fered also some insights about
possible improvements like slicing and LRM. Albeit, the testing and diagnosis methods
were augmented af୴er considering the e୭fects of relative phase and of correct subcircuits.
The methods proved their e୭୮ୢciency when applied to circuits consisting from the standard
universal gate set. The presented methods do not reconstruct a density matrix, and herein
lies the di୭ference compared to classical state tomography.
The exponential increase of the veri୮ୢed circuit’s state space is still the major obstacle for
veri୮ୢcation approaches of this type. Whereas state-of-the-art circuits operate on a relatively
small number of qubits, future circuits, which will also have to be fault-tolerant, will easily
have orders of magnitude many more qubits. Future work will focus on reducing the nega-
tive impact of the exponential state space increase.
3.3 Pঊঞক঒ ঝছঊঌঔ঒গঐ
The fault-tolerant implementation of the universal quantum gate set presented in Sec-
tion 2.3.3 consists entirely from CNOTs and measurements. The measurement of state su-
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perpositions (internal to the circuit) renders these circuits as probabilistic: a correction is
required or not depending on the measurement result.
Initially, the need for corrections would indicate that these need to be directly applied in
the form of gates, i. e. the circuits are dynamically modi୮ୢed to include the correctional gates.
However, for quantum circuits expressed entirely from the universal gate set, the commuta-
tion relations between Pauli and non-Pauli gates are well-known (see Table 3.7). The advan-
tage is that the corrections are tracked through the circuit.
De୮ୢnition 8. Pauli tracking is the operation by which a classical record of each teleportation
result is constructed and later results of the computation are reinterpreted.PDNP14a
3.3.1 T঑঎ চঞঊগঝঞখ ঐঊঝ঎ ঌঘছছ঎ঌঝ঒ঘগজ
The sof୴ware-based Pauli tracking replaces the need to perform active quantum corrections.
The theoretical possibility is known in the quantum information community (referred to as
working in the Pauli frame), but no details on a general algorithm necessary to perform the
tracking have been previously presented.
In the following the tracking method will be detailed starting from the universal gate set
of fault-tolerant gates. The fault-tolerant Rx and Rz gates presented in Section 2.3.3 were
constructed similarly to teleportation circuits by using an ancilla initialised into one of the
states jAi and jYi: the ancilla was entangled to the single-qubit input state that was to be
rotated. CNOT gates do not employ teleportations and require no corrections, but their ef-
fect is to propagate the corrections from inputs to outputs according to the stabiliser trans-
formations from Table 2.4. The corrections for each of the most commonly used single-
qubit quantum gates are summarised in Table 3.7.
T঑঎ Rx(=2) ঐঊঝ঎
TheX-measurement in circuit of Figure 2.4a yields either j+i or j i. If the measurement
result is j+i, then the desired rotation Rx(=2)will be correct. If the measurement result
is j i, the applied rotation will be Rx( =2). The negative rotation is easily compensated
by performing another rotation by angle , namely applying Rx() = X. Consequently,
quantum teleportation must be followed by executing theX-correction if the measurement
result is j i.
T঑঎ P ঐঊঝ঎
The two possible Z-measurement results from Figure 2.5b are j0i and j1i. The state j0i
indicates a correct teleportation, and a j1i is an indicator for the state  f = 1 j0i  
i0 j1i, where the input state was ji = 0 j0i + 1 j1i. In order to obtain the correct
state, a Z-correction followed by theX operation is applied, as it can be easily veri୮ୢed that
j i = XZ  f = 0 j0i+ i1 j1i = Rz(=2) ji.
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gi sink bi soutk
R x
(
=
2)
I j+i Ij i X
Z j+i Xj i I
X j+i Xj i Z
XZ j+i Ij i Z
gi sink bi soutk
R z
(
=
2
)
I j0i Ij1i XZ
Z j0i Zj1i X
X j0i XZj1i I
XZ j0i Xj1i X
gi sink bi soutk
R z
(
=
4)
I
j0i I
j10i XZ
j11i I
Z
j0i Z
j10i X
j11i Z
X
j00i XZ
j01i I
j1i I
XZ
j00i X
j01i Z
j10i X
j11i Z
Table 3.7: Correction status tracking for rotational gates.
T঑঎ T ঐঊঝ঎
is implemented in two stages (see Figure 2.5a). The ୮ୢrst teleporation maps state jAi to an
intermediate state, which is af୴erwards given to the teleportation-based Rz(=2) gate from
Figure 2.5b. The following three measurement outcomes have to be distinguished:
1. If the ୮ୢrst measurement results in j0i, no correction will be required, and the inter-
mediate state is already the correct result.
2. If the ୮ୢrst measurement results in j1i, the output will be used as input for a P =
Rz(=2) correctional rotation. If the second measurement returns j1i, no further
corrections will be necessary and j i = 0 j0i+ ei=41 j1i = Rz(=4) ji.
3. If the ୮ୢrst measurement returns j1i and the second measurement yields j0i, then an
XZ correction will be required. The P = Rz(=2) correction will produce the state f2 = i0 j0i + e i=41 j0i. Then, as seen above, theXZ correction leads to
j i = XZ  f2 = 0 j0i+ ei=41 j1i = Rz(=4) ji.
3.3.2 Pঊঞক঒ ঝছঊঌঔ঒গঐ ঊকঐঘছ঒ঝ঑খ
This section o୭fers a detailed description of the algorithm for performing tracking by con-
sidering circuits consisting of CNOT gates and the three types of rotational gates. The
measurements inside the teleportation sub-circuits are still performed during the compu-
tation; however, their outcomes are stored in a variable rather than used for immediate
correction. For each rotational gate gi, the variable bi holds the result of the measurement.
Note that bi 2 fj+i ; j ig if gi is a Rx(=2) gate, bi 2 fj0i ; j1ig if gi is a Rz(=2) gate,
bi 2 fj00i ; j01i ; j10i ; j11ig if gi is a Rz(=4) gate, where pairs of values refer to the out-
comes of two consecutive measurements.
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Algorithm 3 represents the tracking method that calculates, for a given combination of
bi values, the vector of equivalent output correction statusॶ S = (s1; : : : ; sn). For qubit k,
sk assumes one of four values that indicate the required corrections: I (no correction),X
(X-correction), Z (Z-correction), andXZ (bothX- and Z-correction). The values in S are
calculated such that running a teleportation-based quantum computation, without applying
corrections aظer the gatॶ but to the obtained output state, is equivalent to teleportation-
based quantum computing with immediate correction.
S is calculated by propagating (tracking) the correction status (s1; : : : ; sn) through the cir-
cuit. The calculation is applied aظer the teleportation-based quantum computation took
place and the measurement results bi associated with all rotational gates gi are available. Each
sk is initialised to I (no correction). Consequently, the gates are considered in their regu-
lar order g1; : : : ; gm. If gi is a rotational gate on qubit k, its bi will be consulted to decide
whether a correction is needed or not and the sk is updated (the correction status is propaga-
ted). The propagated correction status appears at the inputs of subsequent gates and must
be taken into account when calculating the correction status at the output of those gates.
The correction statॸ tracking function  formalises the propagation.
There are two versions of : one for CNOT gates and for rotational gates (Table 3.7).
The CNOT propagates corrections, and let c and t be the control and the target qubit of the
CNOT gate, and sinc and sint be the correction statuses at the inputs of these qubits, respec-
tively. As a result, (sinc ; sint ) produces a pair of correction statuses (soutc ; soutt ) at the outputs
of the CNOT gates according to Equations 3.9 and 3.10. The s  Z and s  X ୯୳ip the status
of the respective correction in s, e.g. XZ Z = X,X Z = XZ.
soutc =

sinc if sint 2 fI;Xg
sinc  Z if sint 2 fZ;XZg (3.9)
soutt =

sint if sinc 2 fI;Zg
sint  X if sinc 2 fX;XZg (3.10)
The correctness proof of the algorithm is based on the derivation of the Rx, Rz rotational
gate corrections, which inluded the commutativity of gates from the Pauli groupPDNP14a.
3.3.3 S঒খঞকঊঝ঒ঘগ ছ঎জঞকঝজ
The implementation of the Pauli tracking algorithm was simulated using quantum circuits
that are contructing speci୮ୢc states used in the context of TQC (see Section 4). The circuits
consist ofW  H  D unit-cells (see Figure 4.1c). As a result, the circuits operate on Qub
qubits, and consist of CZ gates. The results in Table 3.8 are indicative of quantum circuit
sizes necessary for practical quantum computing to become reality. However, Pauli tracking
is fast and all calculations are performed within a few seconds for all cases.
The expected number of corrections without Pauli tracking is 0:5m2+0:75m4  m,
wherem2 is the number of Rx(=2) and P gates (requiring a correction with probability
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Algorithm 3 Pauli tracking
Require: n-qubit circuit withm gates
g1; : : : ; gm 2 fCNOT;Rx(=2);Rz(=2);Rx(=4)g
Require: measurement results bi for every rotational gate gi
Ensure: Equivalent output correction status S = (s1; : : : ; sn)
1: s1 := s2 :=    := sn := I;
2: for i := 1 tom do
3: if gi is a CNOT gate with control/target qubits c=t then
4: (sc; st) := (sc; st);
5: else if gi is a rotational gate on qubit k then
6: sk := (sk; bi);
7: end if
8: end for
9: return S = (s1; : : : ; sn);
W H D Qub CZ RT
1000 100 10 6334110 18778110 0.221
1000 200 10 12637210 37485210 0.440
1000 300 10 18940310 56192310 0.655
1000 400 10 25243410 74899410 0.881
1000 500 10 31546510 93606510 1.104
1000 600 10 37849610 112313610 1.415
1000 700 10 44152710 131020710 1.754
1000 800 10 50455810 149727810 2.171
1000 900 10 56758910 168434910 2.520
1000 1000 10 63062010 187142010 2.884
Table 3.8: Run-timesRT (in seconds) of the Pauli tracking algorithm for circuits withQub qubits andCZ quantum gates.
0.5) andm4 is the number of T gates which may require one or two corrections with the ex-
pected number of corrections equal to 0.75. Corrections have to be performed on each out-
put kwith sk 6= I, and the expected number of corrections with Pauli tracking is bounded
by n (XZ is a single correction). As most relevant circuits have far more gates than qubits,
Pauli tracking substantially reduces the overall e୭fort for corrections.
3.3.4 Cঘগঌকঞজ঒ঘগ
Fault-tolerant quantum gate constructions are probabilistic due to the used teleportation
mechanisms; as a result, the class of fault-tolerant circuits is compatible with De୮ୢnition 1.
The probabilistic e୭fects in these circuits reveal the need for Pauli tracking, and a ୮ୢrst track-
ing algorithm was presented. This result ୮ୢlls an important gap in the classical control sof୴-
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ware needed for large-scale quantum computation. Pauli tracking is instrumental for both
error correction and teleportation based protocols; the algorithm is easily adjustable to in-
corporate the required tracking for a speci୮ୢc implementation of QECC. Future work will be
focused on adapting this algorithm to popular error correction techniques such as topologi-
cal codesFMMC12,RHG07 which require more teleportation operations.
3.4 Sঞখখঊছঢ
The analysis of probabilistic circuits started from a general de୮ୢnition that included quan-
tum and stochastic circuits. The similarities between the circuits do not transcend the prob-
abilistic behaviour, for quantum circuits are extremely precise but fragile and require fault-
tolerant mechanisms. On the other hand, stochastic circuits are fault-tolerant by design, but
reaching a high degree of precision requires exponentialy long bitstreams to operate on.
The progressive precision property of stochastic circuits was used to mitigate the com-
plexity of simulating quantum circuits, and initial results were encouraging. The potential
of PP was shown in conjunction with the direct mapping of the quantum circuit formalism
on an FPGA. Although the runtime complexity of simulating quantum circuits was trans-
lated into the hardware resource requirements, the potential of this approach lies in the very
୯୳exible nature of the FPGAs and the fast clock times. Future work will be directed towards
improving the mapping of quantum operations using stochastic computing elements, a
more strategic optimisation of the hardware resources and the possibility of using stochas-
tic number correlations to partialy emulate entanglement. Quantum correlations existing
between entangled particles are di୭ferent from classical correlations existing in stochastic
circuitsNC10, and the last task could open new perspectives on the complexity of quantum
circuits simulation.
The computer engineering aspect of testing and diagnosing missing gate faults in prob-
abilistic circuits was the starting point of specialised quantum circuit diagnosis. Having in-
troduced the tomography of probabilistic circuits, the initial method of applying inputs and
measuring the outputs was extended by more advanced techniques including slicing and
lef୴/right modi୮ୢers. Existing quantum circuit tomography methods are computationally
very expensive due to the exponential number of parameters that have to be inferred. To-
mography is also more complex with respect to the required experimental apparatus as the
hardware needs to support almost arbitrary measurement basis. The probabilistic method
presented in this chapter o୭fered adequate results when applied to arbitrary quantum cir-
cuits, and good results for stabiliser circuits which are commonly used in QECCs.
Using the de୮ୢnition of probabilistic circuits to include fault-tolerant circuits based on
teleportation techniques completed the analysis from this chapter. Teleportation of in-
formation has become a central construct in the quantum computing architectures like
MBQC. Although the output of such circuits is probabilistic, the correct result can easily
be computed by tracking the required corrections though the circuit.
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Figure 3.14: Progressive precision results for the circuit from Figure 3.7a for SN length between [32; 4096]with
increments of 32 bits.
On the whole, probabilistic circuits lay at the foundation of emerging technologies, and
future work will consider a holistic perspective of such circuits with respect to their theoreti-
cal and practical utility.
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Figure 3.15: Progressive precision results for the circuit from Figure 3.7a for SN length between [32; 32000].
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Figure 3.16: Progressive precision results for the circuit from Figure 3.7a for SN length between [3:197  107; 3:2 
107].
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4
Topological Quantum Computing
Tঘঙঘকঘঐ঒ঌঊক Qঞঊগঝঞখ Cঘখঙঞঝঊঝ঒ঘগ (TQC)FG09,RHG07 has emerged as a promising
quantum computing model, being able to support large scale quantum information pro-
cessing. The model incorporates the surface error correction code (see Section 2.3.5) and has
been shown to be compatible with a large number of physical systemsDFS+09,JVMF+12. While
experimental technology is not yet of su୭୮ୢcient size to implement the full TQCmodel,
there have been demonstrations of small scale systems and further expansion to a fully scal-
able quantum computer is envisioned.
Automatic design methods for TQC circuits were not investigated prior to this work as
the ୮ୢeld of topological quantum computation is still in its infancy. Although the details of
the model were presented in self-contained worksFMMC12, there were no hints about how
TQC speci୮ୢc problems could be solved in an algorithmic way. The TQC architectural con-
siderationsDFS+09 were formulated more from a physics perspective, and not from a Com-
puter Engineering one.
This work will present the ୮ୢrst algorithms for the synthesis and validation of TQC cir-
cuits. Af୴er a short introduction to TQC, the concept of correlation surface is investigated,
and starting from it the properties of TQC circuits are introduced. The results of the cor-
relation surface analysis will yield the validation and synthesis procedures presented in the
following chapter.
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4.1 Pছ঎ক঒খ঒গঊছঢ ঊগঊকঢজ঒জ
The TQC computational model is an application of the surface code (Section 2.3.5), which
relies on the measurement-based quantum computing paradigm (Section 2.2) and supports
the minimum set of gates that achieve universality of quantum computation (Section 2.1).
The introduction of this section will o୭fer all the necessary details to motivate the decisions
taken during the construction of the automatic design algorithms.
Similarly to the surface code, TQC is based on constructing defects by removing physical
qubits from a lattice. The main di୭ference is that the lattice structure is not two-dimensional
but three-dimensional because the surface code array is mapped to a cluster-state (graph-
state) visualised in 3D. The defect traces through the lattice (similar to the ones indicated in
Figures 2.22c and 2.22h), generated by the encoding of logical qubits, can be abstracted by a
geometric description. The error-correction capabilities (distance of the code) are directly re-
lated to the size of the defects, but, without a୭fecting the generality of the discussion, defects
of minimal size will be considered.
4.1.1 T঑঎ জঞছএঊঌ঎ ঌঘ঍঎ ঒গMBQC
The transition from the two-dimensional surface code to its three-dimensional counter-
part, which is applied in anMBQC setting, will be explained in this section. In order to use
a measurement-based computational scheme which is error-corrected, the complete func-
tionality of the surface code has to be compatible with the ”initialise and entangle ୮ୢrst, per-
form only measurements af୴erwards” method. Such an approach is not possible for the two-
dimensional code due to the 2D lattice structure and the functionality of the measurement
qubits, which is incompatible with MBQC: each measure-X or measure-Z qubit (see Sec-
tion 2.3.5) would have to be repeatedly initialised, entangled to its neighbouring data qubits,
and measured in order to enforce the local stabilisers and enable the error-correction.
A further problem is that MBQC is based on graph states (cluster-states), where each
qubit is stabilised byX
N
Zn, n indicating the neighbouring qubits to which the qubit was
entangled using CPHASE (see Section 2.1.5). The cluster-qubits are initialised before en-
tanglement into the j+i state. For the measurement of theX- and Z-syndromes, the parity
circuits used in the surface code contain CNOT gates, which is not a valid option when con-
structing the cluster-state.
The manipulation of the underlying cluster-state will have to be compatible to operating
on graph-states. The surface code support for primal qubits (primals) and dual qubits (du-
als) will have to be adapted. Defects supporting the dual qubits were constructed in the sur-
face code by not enforcing the action of measure-X qubits from the 2D-lattice, thus e୭fec-
tively removing these qubits. Dual qubits were constructed by removing measure-Z qubits.
A measurement will e୭fectively remove a qubit from the lattice without changing its remain-
ing structure (see Section 2.1.5), and defects in graph-states (qubit deletion) are constructed
by Z-measurements. In TQC, both types of defects will be constructed only by removing
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X Z X X X X X X
Z X Z Z X Z Z X Z Z Z
Z X Z X X
(a) (b) (c) (d)
Table 4.1: The effect of parity checkers revisited. The tables (a) and (b) represent the stabilisers before theX-basis
measurement, and tables (c) and (d) illustrate themeasurement result. The Is are not included in the tables. a) The initial
stabiliser table; b) The transformed stabiliser table after multiplying the first stabiliser with the last one; c) TheZ part
of the last stabiliser is anti-commuting with theXmeasurement basis, and thus, after themeasurement, the complete
stabiliser is replaced by IXI; d) The stabiliser table after multiplyingZXZwith IXI.
cluster-qubits by such measurements, and not by stopping the function of measurement
qubits.
The equivalent of the two-dimensional code is the 3D one investigated inRHG06. It was
found that a three-dimensional cluster state is natively similar to the two-dimensional sur-
face code, and the third dimension is just a readaptation of the surface code temporal oper-
ation. During the functioning of the surface code the third dimension is temporal in data
storage, and is given by the ୮ୢxed order of how the measure-qubits are applied (stabilising
the neighbouring data qubits). For the 3D cluster-state, the previous temporal dimension is
translated into a spatial dimensionRHG06.
The action of cluster-qubits is illustrated using the measurement qubits of the planar
surface code. The measure-Z qubits are directly mapped to cluster-qubits, due to the sta-
biliser expression at each cluster-qubit. Measuring a lattice qubit in theX-basis returns the
eigenvalue of the Z-stabilisers of the neighbouring qubits. For example, in a cluster of three
qubits, theX-measurement of the middle qubit will have the identical e୭fect to the appli-
cation of a parity checking circuit (see Table 4.1 where the individual eigenvalues associated
with each stabiliser were lef୴ out).
For the surface code, each measurement qubit was entangled to 4 data qubits, and an
hypothetical cluster state that contains only data and measure-Z qubits will look similar to
the one from Figure 4.1a.
The transformation of the measure-Xmechanism starts from the following observa-
tion: by knowing the Z-parity of a qubit set, its Z-parity is related to anX-parity if the
initial qubit states are transformed by Hadamard gates. In TQC this transformation is
implemented by state-teleportations using cluster-states (see the implementation of the
Hadamard gate in MBQC).
In the two-dimensional surface code the parities were computed for rings of data qubits
surrounding the measure-X qubits. In TQC the eigenvalue of a ring ofX-stabilisers is in-
ferred by the measurement of a Z-stabiliser ring (୮ୢrst step) that is further transformed by
Hadamards through teleportation given the underlying lattice structure (second step).
There is no structural di୭ference between the mapped measure-X and measure-Z con-
tructs, as both will be cluster qubits having 4 neighbouring qubits. Therefore, the spatial di-
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(a) (b) (c) (d)
Figure 4.1: Elements of the three-dimensional surface code: a) Hypothetical lattice of data andmeasure-Z qubits;
b) Shifting the previous lattice in both directions by one unit resembles the star arrangement of data qubits around
measure-X qubits in the two-dimensional surface code; c) The TQC cluster state unit-cell; d) Stacking 8 primal unit-cells
results in a dual unit-cell formed at themiddle of the structure.
mension in the 3D cluster is factually interpreted locally as the mechanism of using cluster-
qubits from the point of time t0 to simulatemeasure-X qubits that are required at point of
time t1.
In a two-dimensional lattice supporting only “simulated measure-X” qubits, the struc-
ture from Figure 4.1b occurs. As a result, the 3D lattice supporting the cluster-state is con-
structed from two types of layers that are structurally similar two-dimensional lattices en-
tangled according to the pattern from Figure 4.1c. The resulting cluster-state is a graph-state
having each vertex-qubit v stabilised byXv
N4
i=1 Zi, where i indicates the 4 qubits entan-
gled to v.
In order to maintain the notation fromFMMC12,RHG07, a layer containing simulated measure-
X qubits will be called primal, and a dual layer will contain measure-Z qubits. At a later
point it will be seen that the measurement qubits are in fact not of two types. However, the
mapping of the measurement qubits discussed above shows that the mechanisms required
by the 2D surface code are present by default in a 3D cluster. In the following, the cluster
stabilisers will be used instead of referring to parity checkers.
The entanglement-relations between the layers introduce supplemental edges in the lat-
tice, and by stacking three layers of consecutive di୭ferent types (e.g. primal-dual-primal) the
result will contain a highly regular element, the unit-cell (see Figure 4.1c) having 6 isomor-
phic faces. EachX-measurement will read the eigenvalues of the Z-stabilisers of the neigh-
bouring qubits, and for a single unit-cell, theX-measurement of all the 6 qubits located in
the middle of the faces will indicate even parity: the edge-qubits are referenced twice accord-
ing to the cell structure.
The layered construction of the lattice results into two self-similar interlaced sub-lattices:
the primal and the dual lattice. The construction is exempli୮ୢed by the e୭fect of stacking 8
primal unit-cells like in Figure 4.1d: a dual unit-cell is formed in the middle (marked grey in
the ୮ୢgure). The two lattices are used for encoding two types of logical qubits.
Similarly to the planar surface code, logical qubits are encoded by constructing defects
using Z-measurements of lattice qubits. In TQC logical qubits are de୮ୢned using pairs of
defects. Primal logical qubits are represented by pairs of primal defects constructed by Z-
measuring primal face-qubits of primal unit-cells. Dual logical qubits are formed af୴er re-
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moving dual face-qubits of dual unit-cells.
Another similarity with the surface code is the supported universal gate set: the CNOT
gate is natively constructed in a fault-tolerant manner, and the rotational gates Rx and Rz
are constructed using the injection of the jAi and jYi (see Section 2.1.2), where high ୮ୢ-
delities of the injected states are achieved through state distillation (see Section 2.3.4). The
MBQC rotational gates were implemented using rotated measurements, meaning that,
besides theX=Z-measurements, rotated measurements of individual cluster qubits were
supported, too. However, in order to reduce the requirements placed on TQC, onlyX=Z-
measurements were chosen in the original modelFG09.
One of the di୭ferences to the surface code is that TQC error-correction will concentrate
only on Z errors (phase ୯୳ips), as these are detected by theX-basis measurements. A Z-error
on a qubit is equivalent to anX-measurement error of the same qubit. A phase ୯୳ip will
change the sign of the eigenvalue returned by anX-measurement, because ZXZy =  X.
This is equivalent to an error-prone measurement that indicates the opposite eigenvalue
instead of the correct one (e.g.  1 instead of 1).
The CPHASE gate transforms a two-qubit input stabilised byXI intoXZ, and an input
stabilised by IX into an output stabilised by ZX. Bit-୯୳ip (X) errors on individual cluster
qubits are equivalent to single or multiple phase ୯୳ips on the neighbouring qubits. The 3D
structure of the TQC lattice renders the concepts of measure-Z and measure-X qubits from
the surface code as super୯୳uous. Consequently, the error-correction considers only Z-errors
existing on the cluster qubits placed in the middle of the unit-cell faces (face-qubits). The
correction is not investigated in this work andFMMC12,RHG07,FG09 contain further details.
4.1.2 T঑঎ কঊঝঝ঒ঌ঎
The 3D-lattice resulting af୴er mapping the surface code toMBQC is a graph-state: the
qubits are initialised into the j+i state, and are entangled using the CPHASE gate, such
that each qubit is stabilised byX
N
Zn where n indicates its neighbouring qubits. The en-
tanglement pattern is constructed in 3D for n = 4, and the resulting lattice is abstracted as
the stacking of unit-cells along all the three dimensions (width, height and depth). The 3D
fashion of the lattice indicates that lattice qubits have an an associated coordinate.
A general unit-cell has 27 (333) vertex positions, 18 of which are occupied by physical
qubits, denoted by grey and black circles in Figure 4.1c. Neighbouring cells share a face, and
a lattice withmcwmchmct unit-cells has a total of (2mcw+2) (2mch+2) (2mct+2)
positions. The set of coordinates associated to the lattice physical qubits will be denoted by
TQCC.
Each unit-cell from the lattice is adressed by the center coordinate of the cell. All unoc-
cupied lattice-coordinates represent cell centres, and the set of cell centre coordinates will
be denoted by CEL. The physical qubits at the faces of such a cell (six black circles in Fig-
ure 4.1c) are face-qubits denoted by Fcw;ch;ct, and the qubits at the sides (12 grey circles in Fig-
ure 4.1c) are side-qubits denoted by Scw;ch;ct. The set Fp is the set of measure-X qubits used to
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(a) (b)
(c)
Figure 4.2: Initialisation patterns where the black qubits represent face-qubits used for the definition of defects and the
blue qubit is an injection. The parities of the green qubit structures are inferred after measuring the red qubits in the
X-basis: a) Two green rings; b) A green chain; c) The injected state is alsomeasured in theX-basis.
de୮ୢne primal defects, while Fd is the set of measure-Z qubits used for dual defect construc-
tion.
The set of all qubits of a cell is Ccw;ch;ct = Fcw;ch;ct [ Scw;ch;ct. The primal lattice (with
corresponding Cp; Fp; Sp) contains all the cells having odd coordinates, and the dual lattice
(with corresponding Cd; Fd; Sd) contains all the cells having even coordinates. A coordinate
is even or odd if all its components are even or odd. The set TQCC = Fp[Fd is the complete
set of lattice qubits.
4.1.3 Lঘঐ঒ঌঊক ঒গ঒ঝ঒ঊক঒জঊঝ঒ঘগ ঊগ঍ খ঎ঊজঞছ঎খ঎গঝ
Logical qubits (primal or dual) are de୮ୢned by pairs of defects generated through the lattice
by removing qubits from the corresponding set of face-qubits (Fp or Fd). The initialisation
and measurement of logical qubits is performed by considering theX-measurement results
of qubits arranged into speci୮ୢc measurement patterns. Only the initialisation and measure-
ments of the primal qubits are presented, as the extension to dual qubits is straightforward.
Both initialisation and measurement procedures solve the problem of inferring the eigen-
value associated to a logical stabiliser, and the logical measurement of logical qubits is per-
formed using measurement patterns identical to initialisation. The TQC logical measure-
ment is implemented using exactly the same measurement patterns from logical initialisa-
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tion, but attached in reversed temporal order to the defect con୮ୢgurations.
Initialising a logical qubit into a knownXl or Zl eigenstate is equivalent to inferring the
eigenvalue of a ring or chain of Z stabilised cluster qubits. Removing a cluster qubit (face-
qubit) by a Z-measurement results in the parity of the 5 other face-qubits of the unit-cell
indicating the eigenvalue of a Z-stabiliser ring. As illustrated in Figure 4.2a the ring sur-
rrounding the created defect consists entirely of side-qubits, while the other side-qubits of
the unit-cell cancel out when considering the lattice stabiliser generated by the 5 face-qubits.
A logical qubit, de୮ୢned by a pair of defects, is initialised by computing eigenvalues d1 and
d2 of the two corresponding defect rings (denoted by Z1 and Z2) containing, for example, 4
qubits. TheXl stabiliser of a primal qubit isXl = ( 1)d1d2Z1Z2 (see Figure 4.2a).
The initialisation of a defect pair into a known eigenvalue of Zl, represented as a chain of
Z-stabilised cluster qubits, is performed by reducing the number of neighbouring cluster
qubits between the two defects: construct a third defect between the two existing defects.
It can be noted that s, theX-parity of the ୮ୢrst correlation chain, indicates the eigenvalue of
the Z-chain from the logical stabiliser (see Figure 4.2b). For a primal qubit, the logical Zl
stabiliser is de୮ୢned as ( 1)sZc, where Zc represents the set of qubits arranged as a chain.
State injection is used as a means to initalise logical qubits into one of the two rotated
states jAi = T j+i and jYi = P j+i, which are needed for achieving universality. Dur-
ing the construction of the cluster state, the P and the T gates can be commuted with the
CPHASE gate, representing a rotation about  around the Z-axis. The two possible injected
states are af୴er the commutation P j+i = jYi and T j+i = jAi, and there is no need for
rotated measurements. Logical rotational gates are implemented by encoding injection statॶ
into the cluster as logical ancillae qubits, and then applying exactly the teleported rotational
gate circuits from Section 2.1.3. An injected state is encoded by measuring the physical qubit
existing in jAi or jYi into theX-basis, and constructing from that qubit two defects of op-
posite directionRHG07. The construction ensures that the physical qubit state is encoded into
jAli or jYli (see Figure 4.2c).
TheXl and Zl of encoded injected states is computated similarly to normal defect ini-
tialisation, except that theX-measurement result (previously the Z-measurement) of the
injected qubit (previously a normal cluster-qubit) is used for calculating the eigenvalues of
the loop and chain stabilisers.
4.1.4 Lঘঐ঒ঌঊক জঝঊঋ঒ক঒জ঎ছজ
The surface code is de୮ୢned starting from the observation that logical qubits are constructed
correctly as long as their logical stabilisers,Xl and Zl, are anticommuting. Similarly, the log-
ical stabilisers used in TQCwill have to be anticommuting, thus enabling the operations
on the logical qubits. TQC primal qubits are de୮ୢned by constructing two primal defects
through the TQC lattice, whereas dual logical qubits are de୮ୢned by a pair of dual defects.
As logical qubits are encoded into the TQC lattice, theX-measurement of each layer re-
sembles the process of teleporting qubit states in the un-encodedMBQC scheme: each state
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Figure 4.3: Elements of the logical stabilisers are exemplified using a reduced cluster-state. The red qubits mark the
loops and chains of cluster qubits used for the definition of the logical stabilisers, while the green qubits mark the cluster
qubits used for correlating the rings and loops throught the cluster: a) The grey qubits belong to a dual layer, the white
ones to a primal layer, and the black qubit is marked forZ-measurement; b) After measuring the black qubit, theX-parity
of the green qubits will indicate the eigenvalue of the ring of red qubits surrounding the black qubit; c) Assuming that a
second defect is constructed, and a second black qubit would exist, the parity of theX-measurement of the green qubit
chain will indicate the eigenvalue of the red qubit chain.
is teleported (including an inherent Hadamard transformation at each step) to its neigh-
bouring entangled qubits, whereas in TQC information is teleported to the following layer
along the temporal direction. For example, the data qubits of a primal layer are teleported
during a ୮ୢrst step to a dual layer, af୴erwards to the next primal layer, again to a primal layer
etc.
For a primal defect (see Figure 4.3a), the eigenvalue of a ring-stabiliser R = Z1Z2Z4Z5
surrounding the defect boundary (see Figure 4.3b) is correlated to the individualX-parity of
the teleported data qubits in the dual layer, which is the ring R0 ofX-stabilisers. The follow-
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ing relation occurs if the 3D lattice contains only a primal and a dual layer.
R0 = (X7Z1Z6Z8)(X9Z2Z11Z6)(X12Z5Z11Z13)(X10Z4Z13Z8)
= (X7X9X10X12)R
If the lattice consists of more than two layers, and the defect is constructed again in the
following primal layers, then each two rings of Z-stabilisers are always correlated by rings of
X-stabilisers existing in the dual layers.
The 2D surface code used chains of Z-stabilised qubits to construct logical stabilisers,
and this de୮ୢnition is maintained in the case of TQC. The de୮ୢnition of a logical stabiliser,
encoded by the Z-parity of a qubit chain, can start from C = Z10Z14Z15 existing in dual
layer (see Figure 4.3c). It can be noticed that C is expressed using a chain similar to C0 =
X4X17X19.
C0 = (X4Z10Z16)(X17Z16Z18Z14)(X19Z18Z15)
= (X4X17X19)C
Again, if the lattice consists of more than two layers, and the defect is continued in the
following primal layers, then each chain of Z-stabilisers from the dual layer is correlated to a
chain ofX-stabilisers existing in the primal layer.
For primal qubits, the logicalXl stabiliser is represented by a ring of Z-stabilised side-
qubits, and Zl is a Z-chain connecting the face-qubits of the unit-cells where the primal de-
fects were de୮ୢned (see Figure 4.3c). For dual logical qubits the interpretation is reversed,Xl
is a Z-chain, while Zl is related to the Z-rings.
The anticommutation property ofXl and Zl is checked by noting that the multiplica-
tion ofXl by R0 is still a valid stabiliser of the primal defect, and R0 and Zl share a common
qubit (numbered 4). At the same time both stabiliser expressions refer to qubit 10: the ୮ୢrst
timeX-stabilised, and the second time Z-stabilised. The anticommutation is illustrated by
X10Z10 =  Z10X10:
XlZl = (XlR0)Zl =  Zl(R0Xl)
4.1.5 Cঘছছ঎কঊঝ঒ঘগ জঞছএঊঌ঎জ
The quantum-correlations resulting af୴er qubit measurements can be used for tracking
the functionality of a circuitBBD+09. This is also the case in TQC. TheXl stabiliser of a pri-
mal defect is a ring of Z-stabilised qubits, which is correlated through a ring ofX-stabilised
qubits (e.g. R0) to the next primal layer. The Zl stabiliser, de୮ୢned between a pair of defects,
is correlated between dual layers by chains ofX-stabilised qubits (e.g. C0).
De୮ୢnition 9. A correlation surface is anX-stabiliser de୮ୢned over the cluster qubits that con-
nect the logical stabilisers of the circuit inputs to the logical stabilisers of the circuit outputs,
such that information is propagated correctly during the circuit operationFG09.
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Figure 4.4: The two types of correlation surfaces: a) Tubes are formed by rings surrounding the defects; b) Sheets are
formed by chains connecting the defects.
There are two types of correlation surfaces, named af୴er the geometric shapes they re-
semble: sheets and tubॶ (see Figure 4.4). A tube is constructed from correlation-rings, and
a sheet is constructed from correlation-chains. For a primal qubit the logicalXl will be cor-
related by two tubes, and the logical Zl by a sheet, whereas for a dual qubit, tubes will corre-
late Zl and the sheet will correlateXl.
Throughout the chapter, when refering to correlation surfaces, the measurement and
initialisation patterns of logical qubits, consisting ofX-measurements of cluster-qubits, will
be considered belonging of the surface. This choice is motivated by the possibility of using
the cumulativeX-parity of the surface for the following analysis.
For example, it is possible to show that the stabiliser of a defect in a layer is correlated to
another defect in a layer of the same type. Let the example consider an input and an output
cap.
The input cap used forXl initialisation of primal qubits is a stabiliser of the form IC =
(
N
Z(0)r2Sp)(
N
Xi), where r are side-qubits forming the ring-stabiliser, and i indicates the
face-qubits next to the defect. The number (0) indicates that the Z of a qubit from the pri-
mal layer 0 is referred to. Each correlation ring existing in a dual layer has a stabiliser of the
form R(i) = (
N
Z(i 1)r2Sp )(
N
X(i)m )(
N
Z(i+1)r2Sp ) for i odd numbers expressing the dual layers.
The output cap isOC = (
N
Z(i+1)r )(
N
Xo), where i + 1 is an even number indicating
the output cluster qubits belonging to the defect and o indexes the face-qubits next to the
defect.
TUBE =
nO
i=0
R(i) = (
O
Z(0)r2Sp)(
O
Z(n)r2Sp)(
nO
i
X(i=0)m )
The result of multiplying all the correlation-rings will be denoted TUBE, which consists
of anX-stabiliser of the cluster and the Z-stabilisers rings surrounding the input and output
defects. Multiplying (IC)(TUBE)(OC) results in anX-stabiliser of the cluster.
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Figure 4.5: The effect of braids in the cluster: a) The green channel marks the path of a defect (e.g. primal) through the
cluster, and the blue cluster qubits correspond to the chain of the sheet spanned between the two parallel sides of the
defect; b) The oversized blue qubit is a face-qubit from the opposite space (e.g. dual), and, by removing it, a new (dual)
defect is introduced; c) The blue qubit chain cannot be formed anymore because of theZ-measured qubit, but around
the dual defect a ring results, indicated by black qubits, corresponding to the tube correlation surface.
4.1.6 T঑঎ CNOT ঐঊঝ঎
The surface code supports the CNOT gate by braiding defects of opposite type: in TQC
the logical CNOT between primal and dual qubits is implemented by braiding of defects,
too. The construction of the CNOT starts from theMBQC observation that the relation
between the quantum-correlations expresses the functionality of a circuitBBD+09. Translated
into TQC, this implies showing correlation surface interactions: how tubes interact with
sheets.
Figure 4.5 shows a lattice, where a primal defect (horizontal) is braided with a dual de-
fect (vertical). In the same ୮ୢgure, the construction of the dual defect e୭fectively removes a
qubit required from a chain used in the de୮ୢnition of the primal qubit’s sheet. One of the
chains is interrupted, and, as a result, the sheet cannot be constructed. The construction of
the primal defects will also remove a qubit required for the dual sheet. A correlation sur-
face can still be constructed if only the tubes are connected to the sheets, thus relating ring-
correlations to chain-correlations.
Proposition 1. Connecting a tube of a primal qubit to a sheet of a dual qubit is equivalent to
a stabiliser transformation.
A primal qubit with input correlated by a tube is initialised intoXl, and a sheet corre-
sponding to the dual qubit signals anXl initialisation. Connecting the tube to the sheet
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Figure 4.6: TQC logical gates: a) The CNOT between primal qubits. The white defect ring represents the dual qubit
initialised into j+i andmeasured in theX-basis. The primal light grey qubit (control in) is measured in theZ-basis while
the dark grey qubit (control out) is initialised into j0i. The black pair of defects represents the primal target qubit. b) The
logicalRx is based on the injection point marked red; c) The logicalRz gate.
implies that a larger correlation is constructed, where the inputs of the primal and of the
dual qubit are stabilised by the two-qubit stabiliserXX. The sheet of the dual reaches its
output, whereas the tube of the primal input stops on the sheet and the primal output is not
assumed to be stabilised. Therefore, the outputs are stabilised by IX, and the stabiliser trans-
formation isXX ! IX. There is a second possibility, where the inputs are stabilised by
IX (the tube of the primal belongs to the output and not to the input) and the outputs are
stabilised byXX, resulting in the IX! XX transformation.
At the same time, connecting a tube of a dual qubit (corresponding to Zl) to a sheet of a
primal qubit (corresponding to Zl) equals the transformation IZ ! ZZ (or ZZ ! IZ).
Connections between tubes belonging to the same logical qubit will represent IX ! IX
(dual qubits) and ZI ! ZI (primal qubits), where I indicates that the sheet could not be
constructed due to the interrupted chain cluster stabilisers.
The sheet-tube connection scenario together with the stabiliser transformations of the
CNOT gate (see Section 2.1.4) indicate that a logical CNOT between two logical qubits of
opposite type is possible if the dual qubit is considered the control, and the primal qubit
is the target (see Section 2.3.5). Furthermore, a CNOT between qubits of the same type is
constructed by using three primal qubits and a single dual qubit and implementing in TQC
the circuit identity from Figure 2.3. The resulting defect con୮ୢguration is depicted in Fig-
ure 4.6a. Considering the teleportation circuits from Section 2.1.2, the same-type CNOT
is formulated as: teleport the control (light grey primal) on the ancilla qubit (white dual),
perform the dual-primal CNOT, teleport the control (this time on the dual) back to a new
ancilla (dark grey primal).
M঎ঊজঞছ঎খ঎গঝ ঋঢঙছঘ঍ঞঌঝজ
Quantum state teleportation is central to the TQC paradigm. TheX-measurement of a
cluster qubit is random, and thus the teleportation of its state has a 50ॎ probability of suc-
cess. When unsuccessful the end result requires to be corrected. In TQC the cluster qubits
are measured only in theX-basis and the procedure is exactly the one from Figure 2.4a. Af-
ter teleporting the state j i, the ୮ୢnal state j 0i requires a correction if the measurement out-
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put was j i. The measurement result j+i indicates a correct teleportation, and j i = j 0i.
In the context of MBQC and TQC, it was recognised that, in order to correct the ୮ୢnal
state, the quatum-correlationsBBD+09 existing between the physical qubit measurements
should be used. The procedure is conceptually similar to how Pauli tracking from Sec-
tion 3.3 works.
Logical teleportations take place at the logical layer, and a separate kind of logical Pauli
tracking is required for TQCwhen operating on logical qubits and stabilisers: logical sta-
bilisers are interpreted based on the set of individual measurement byproducts of the corre-
lation surface cluster qubits. TQC rotational gates use, for example, logical teleportations,
and logical byproducts are generated by the logical measurements used in the gate construc-
tions.
The relation between logical stabiliser at the input of a circuit and the output stabilisers
is established by computing theX-parity of the cluster qubits forming correlation surfaces.
Assuming the IC;TUBE andOC stabilisers from the previous section, let i be the eigen-
value associated with the measurement of IC, and o the eigenvalue returned af୴er measur-
ingOC. The parity of TUBE is computed as t = io. For this reason, by assuming that i
indicates a necessary correction and ci is the correct value, then coci = t.
For example, when a logical qubit is initialised into j0li, the used measurement pattern
could indicate the i =  1 eigenvalue instead of ci = 1, meaning that the logical qubit
is actually j1li instead of j0li. Af୴er executing the TQC circuit, the logical measurement
the output could return the eigenvalue o = 1 indicating that the output is j0li. As the
parity of the tube correlation surface (excluding the initialisation and measurement caps)
connecting input and output is t =  1, the correct eigenvalue at the output is co =  1,
while cit = co. As a result, the output has to be interpreted as j1li.
4.1.7 TQC ঌ঒ছঌঞ঒ঝ ঐ঎ঘখ঎ঝছ঒ঌ ঍঎জঌছ঒ঙঝ঒ঘগ
Quantum computations expressed as quantum circuits (quantum networks) can be for-
mulated as TQC circuits using the logical CNOT and the T and P single logical qubit gates.
The rotational gates are teleportation-based implementations containing injected states (see
Section 2.1.3). The geometry of a CNOT between qubits of the same type is presented in
Figure 4.6a, and Figures 4.6b and 4.6c illustrate TQC sub-circuits of the T and P gates.
The 3D geometry of the lattice and its decomposition into unit-cells of two types indi-
cates that a complete geometrical speci୮ୢcation of a TQC circuit contains the coordinates of
the defect endpoints (cell coordinates from CEL), the coordinates of the injection-points
(physical qubit coordinates) and the coordinates of the input/output-points (physical qubit
coordinates). The coordinate sets IO, for the inputs, and IJ, for injections, are associated to
physical cluster qubit coordinates.
The major di୭ference between injection- and input/ouput-points is that, whereas an in-
jection state is fully speci୮ୢed (either jAi or jYi), the input/outputs are variable with regard
to the logical stabiliser one wishes to initialise a logical qubit into. The set of injection states
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Figure 4.7: The Y-state distillation circuit requires sevenP gates, each using a jYi, and outputs a jYiwith a lower
error-probability.
is restricted to the previous two (TQC universality is achieved through them), but any state
of the form j0i + r j1i for r 2 C can be usedFG09. A TQC circuit processes the inputs spec-
i୮ୢed by the user, whereas injection points are internal to the computation and are used for
the construction of teleported gate applications.
The di୭ference between the two possible defect input/output patterns is just a segment
(see Figure 4.16a). The geometry is con୮ୢgurable at these points, as either a defect is con-
structed between the defect endpoints, or not. From a TQC circuit perspective, the in-
put/output points are similar to the input/output pins of classical circuits.
The transformation of a quantum network to a TQC circuit is exempli୮ୢed for the jYi-
state distillation circuitFD12,RHG07 from Figure 4.7, which is transformed into the circuit from
Figure 4.8a. The primal qubits are colored white, and the dark grey qubits are the duals nec-
essary for the CNOTs. The CNOT controls are recognisable by measurement geometry of
the control-in and the initialisation geometry of the control-out qubits. The P gates are im-
plemented as Rz(=2) and require an jYi injection state ancilla, represented by the colored
pyramid structures. The tip of the pyramids indicates the physical injected cluster qubit and
the gradual size of the pyramid basis indicates the gradual construction of the defects (sim-
ilar to how short logical qubits were constructed in the surface code). At the right of the
circuit the primal ancillae qubits are measured in theXl-basis.
The volume of a TQC circuit or its primitives is the number of required unit-cells in the
lattice supporting the geometry. For example the logical CNOT gate has volume 12RHG07,FD12,
and the circuit from Figure 4.8a has volume 272, while another version of this circuit pre-
sented inFD12 has the volume of 192.
TQC computations are represented by topological properties of the geometries, and
TQC circuits with equivalent topologies are computationally equivalent. The braiding re-
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(a) (b)
Figure 4.8: The TQC circuits for Y-state distillation: a) The straightforward translation of the quantum network from
Figure 4.7; b) The compact version of the same circuit.
lation between the defects is one of the topological properties, as each braid is a CNOT rep-
resentation. This is, for example, the case for the circuits in Figures 4.8a and 4.8b, where the
same computation is expressed using topologically equivalent geometries. Being anMBQC
derivation, the function of a TQC circuit is also determined by the type and the measure-
ment order of the injection points.
TQC circuit compaction, as presented inPF13, is an option for reducing the volume of the
required lattice. The method tries to reroute the defects, such that the unused lattice volume
between them is minimised. An example of compactifying the jYi-state distillation circuit
to an equivalent volume of 18 is shown in Figure 4.8bFD12. Note that the CNOT gates were
clearly visible in the initial circuit, but this is not the case in the compact circuit, although
the computation is the same. Compacti୮ୢcation changes the geometry but not the computa-
tion (topology).
4.1.8 D঎জ঒ঐগ ঘএ TQC ঌ঒ছঌঞ঒ঝজ
The design of TQC circuits is formulated starting from a design stack as illustrated in Fig-
ure 4.9, which consists of several abstraction levels that di୭fer from the ones used in classical
circuit design. A given high level quantum algorithm is ୮ୢrst decomposed into a quantum
circuit, which does not include any QECC protocols. There are multiple possible QECCs
to chose from, and each protection will lead to circuits having di୭ferent number of qubits
and/or depth. In TQC, each qubit identi୮ୢed in the circuit is logically encoded using the
surface code. Operating with logical qubits requires referring to the physical qubits of the
underlying lattice.
In general, QECCs restrict the types of operations supported on logical data, forcing an
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Figure 4.9: The TQC design stack.
arbitrary quantum circuit to be decomposed into gates from a discrete universal quantum
gate set. Once these decompositions are complete, the resulting TQC circuit can be opti-
mised with respect to the physical resources (e.g. equivalent volume). Af୴erwards the opti-
mised circuit is translated to physical operations (e.g. measurement commands) sent to the
hardware.
The lowest layer in the TQC design stack is the hardware layer, which is responsible only
for producing a generic 3D lattice of qubits. The quantum hardware is controlled by a clas-
sical component (computer). As a result, programming in the TQCmodel is separated from
the basic functionality of the quantum hardware.
In conclusion, designing TQC circuits is a layered approach, and the automated design
methods presented in this work enable the transitions between the stack layers. Circuit syn-
thesis transforms a quantum network into a geometric description, circuit mapping gener-
ates a 3D lattice based on the geometry, while circuit veri୮ୢcation is used for checking that a
TQC circuit speci୮ୢcation is supported by the geometrical description.
4.1.9 C঒ছঌঞ঒ঝ জঙ঎ঌ঒এ঒ঌঊঝ঒ঘগ
TQC circuits are speci୮ୢed starting from their geometric description and the IO=IJ sets (see
Section 4.1.7). The circuit speci୮ୢcation includes the measurements temporal order required
for the correct execution of the computation.
The construction of a TQC circuit starts with the construction of the lattice, which is a
graph-state resulting af୴er using CPHASE to entangle qubits initialised into the j+i state.
Hence, the lattice construction procedure is a stabiliser circuit: both the qubit states and the
action of the entangling gates are representable in the stabiliser formalism. The measure-
ments of the lattice qubits are either in the Z-basis (defects),X-basis (teleportation, parities)
or in a rotated basis (injection points, rotational gates).
110
out 1(R) 2(O) 3(Y) 4(G) 5(B) 6(I) 7(V)
X X X X
X X X X
X X X X
Z Z Z Z
X X X X
Z Z Z Z
Z Z Z Z
Z Z Z Z
Table 4.2: The state stabilisers computed by the circuit from Figure 4.7 before theP gates are applied FD12 . The qubits
numbered from 1 to 7 correspond to the quantumwires counted downwards. The initials in the parantheses refer to the
colors associated to the injection points.
The non-stabiliser behaviour results from the rotated measurements, as the order of the
X=Zmeasurements does not dictate the performed computation: these transform stabiliser
states (graphs) into stabiliser states (graphs with modi୮ୢed topology). The process of lattice
initialisation followed by the non-rotated measurements is equivalent to the preparation of
a cluster state to be used in anMBQC setting. The actual computation is performed by the
rotated measurements, and their temporal ordering is comparable to the temporal ordering
of the non-stabiliser gates from the initial quantum network.
At the error-corrected layer, the application of rotational gates (rotated measurements)
is extended into fault-tolerant gate applications, where circuits from Figure 2.5 replace non-
fault tolerant gate instances. During this construction, ancillae initialised into jAi or jYi are
introduced, and the number of circuit qubits is increased. However, two additional subcir-
cuits are required to support the fault-tolerant T gate.
The T gate application may require a P gate correction (see Section 3.3), and the gate sub-
circuit should contain some mechanisms to support the dynamic application of it. Other-
wise, during the circuit’s execution the P gate will have to be dynamically inserted into the
gatelist (see Section 3.2.2). The dynamic modi୮ୢcation of the TQC computation’s geome-
try shows that insertion is not feasible. InFow12 the solution is o୭fered in the form of selective
source and selective destination teleportations (see Figure 4.10).
Representing a TQC circuit as a fault-tolerant construct is a straightforward approach.
For example, the T gate implementation is presented in Figure 4.11. A ୮ୢrst conclusion of this
construct is that error-corrected (logical) circuits can be implemented in three steps: ୮ୢrstly,
the qubits are initialised into one of the states fj0i ; j1i ; jAi ; jYig; secondly, a network of
CNOTs is applied which includes the computational part and the correction mechanisms
(selective teleportations); and thirdly, the logical qubits are measured. As logic qubits could
be measured in a rotated basis, the measurement order of the logical qubits includes the
measurement order of lattice injection points (e.g. Figure 4.7).
The speci୮ୢcation of a circuit follows from the above observation: the logical stabilisers
that exist right before logical measurement of injection points can be used to fully specify a
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Figure 4.10: a) Selective destination teleportation: the first group of measurements will teleport j i on the third qubit,
while the second group of measurement will teleport the state to the fourth qubit; b) Selective source teleportation: the
first group of measurements will select j 1i for teleportation on the third qubit, while the secondmeasurement group
will teleport j 2i Fow12.
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Figure 4.11: The fault-tolerant implementation of theT gate including the probableP correction. The circuit contains
selective destination and selective destination teleportations, and the fault-tolerantP gate implementation.
circuit. These stabilisers result from the input stabilisers being transformed by the network
of CNOT gates. For the circuit from Figure 4.7, the stabilisers before the application of
the logical rotated measurements (application of the P gate followed byX-measurement)
is presented in Table 4.2. In order to include also the injected qubits (if the P gate had been
applied fault-tolerantly), the stabiliser table of the speci୮ୢcation would have been larger.
The speci୮ୢcation of a TQC circuit includes a logical stabiliser table that represents the
circuit state af୴er the CNOT part was executed and before any of the measurements are per-
formed. The speci୮ୢcation is formulated as the tuple QCS = fST; IO; IJ;Mg, where ST is
the stabiliser table, andM is the ordered set of measurements of the injection points.
4.2 Vঊক঒঍঒ঝঢ ঘএ ঌঘছছ঎কঊঝ঒ঘগ জঞছএঊঌ঎জ
The design of TQC circuits requires a better understanding of correlation surfaces and their
properties. The key property to be investigated in this section is the validity of correlation
surfaces. The following analysis is based on the introduction provided inFG09, and is further
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Figure 4.12: Possible junction configurations: a) An open defect structure, where both pairs of defects are not connected;
b) An open defect structure, where one pair of defects is not connected; c) A closed defect structure.
augmented by case discussions, de୮ୢnitions and illustrations of the lattice.
There are two TQC-speci୮ୢc constructs that can in୯୳uence the validity of correlation sur-
faces: the braids between defects of opposite type and defect junctions (e.g. see Figure 4.12),
which are an example of non-linear topology. Thus, braids and junctions will be the key
elements used when analysing the validity of surfaces. Defects containing junctions will be
refered to as defect structurॶ, and the distinction between open and closed defects (struc-
tures) will also play a role: an open defect (structure) has endpoints, whereas a closed defect
(structure) contains no endpoints.
The existence of two self-similar structures in the lattice (the primal and the dual lat-
tice) is the support for de୮ୢning tubes and sheets in both spaces (primal/dual tubes and pri-
mal/dual sheets).
De୮ୢnition 10. A surface is primal (or dual) if it resides in the primal (or dual) space.
This distinction made by De୮ୢnition 10 avoids ambiguities when discussing primal/dual
logical qubits and their associated correlation surfaces. When discussing the validity of indi-
vidual tubes, sheets or combined constructs consisting of both, it will be assumed that the
surfaces belong to the same space. As mentioned previously, each physical cluster qubit is
stabilised byX
N
Zn, where n indicates the neighbouring entangled qubits, and each corre-
lation surface S is a stabiliser de୮ୢned over a set of cluster qubits Q(S)  TQCC.
De୮ୢnition 11. A valid correlation surface is anX-stabiliser of the underlying physical cluster
qubitsFG09.
The analysis of valid correlation surfaces will proceed fromDe୮ୢnition 11, which im-
plies that all valid geometrical constructs representing correlation surfaces can be enumer-
ated, due to the restricted 3D-geometry supported by the cluster. For the construction of
a surface, the set of cluster qubits has to be chosen such that the stabiliser S =
N
Xi, for
i 2 Q(S)  TQCC is valid according to the previous de୮ୢnition.
Surfaces were de୮ୢned using rings or chains ofX-stabilisers, and surface validity will be
analysed also from theirX-measurement parities perspective. Measuring all the non-defect
qubits in theX-basis implies that the results of surface-qubit measurements will be one of
the two eigenvalues (1 or 1) corresponding to one of the cluster qubit states j+i or j i.
Proposition 2. The parity of a correlation surface is the parity of theX-measurement results
of the qubits forming the surface.
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For a surface S de୮ୢned over the physical cluster qubit set Q(S), the functionmpar :
Q(S) ! f 1; 1g is computed as the product of the resulting measurement eigenval-
uesmpar(S) =
Q
q2Q(S)MX(q). Ifmpar(S) =  1, then the surface has odd parity, and
mpar(S) = 1 indicates an even parity.
Proposition 3. A valid correlation surface has even parity in the absence of cluster qubit
errors.
The measurement of a surface-qubit computes the Z parity of its neighbouring entangled
cluster-qubits, and each cluster unit-cell will have even parity when completelyX-measured.
For a cluster cell having 6 face-qubits (each face-qubit with 4 neighbouring edge-qubits),
there are 12 side-qubits, and the cell-parity contains twice the eigenvalues ze 2 Sp=d. For
simplicity, consider a single unit-cell cluster where each edge-qubit has two neighboring
face-qubits. In an arbitrary cluster, an edge-qubit has either 2 or 4 neighbouring face-qubits.
mpar(cell) =
Y
q2Q(cell)
MX(q) =
6Y
f=1
(
4Y
e=1
zef) =
12Y
e0=1
(z02e ) = 1 (4.1)
An informal visual representation of correlation surfaces (including the initialisations and
measurements) is possible by considering these deformations of a unit-cell: tubes are visu-
alised as extended cells, and sheets are planarised cells (having their boundary on defects).
Generally, the implication of Proposition 3 is that, although a surface S can have either even
or odd parity, only an even parity surface is valid.
A short reinspection of De୮ୢnition 11 from the perspective of even parity indicates that,
if the function par for a surface S is not always even, then the surface stabiliser will be of the
form (
N
q2Q(S)Xq)(
N
e Ze). The Ze stabilisers belong to cluster qubits that are lef୴ uncan-
celled (e.g. Figure 4.5a), while the cluster qubits indicated by the Ze stabilisers do not belong
to Q(S).
par : Q(S)! TQCC n Q(S); for Q(S)  TQCC and S correlation surface (4.2)
The function par is introduced (Equation 4.2), and it returns the set of qubits from
TQCC for which the Ze do not cancel. These cluster qubits are indicated by the multi-
plication result of the stabilisers associated to qubits from Q(S). For even parity (when
mpar = 1) the function will return the empty set ;. When referring to two surfaces (S;T)
having the same parity, the equality between the outputs of the par-function will be referred
to (par(S) = par(T)).
Jঞগঌঝ঒ঘগজ
The analysis of geometric structures is initiated for the validity criteria of unbraided defects.
An arbitrary defect structure (unless it is a closed defect) has at least two endpoints, and each
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Figure 4.13: Forming sheets at junctions. The yellow channel marks the defects constructed through a cluster. The
grey qubits indicate parts of sheet chains starting from the defects, and the green qubits indicate that if a sheet splits
the junction, then the resulting cluster stabiliser would be invalid. Physical qubits are locally stabilised byXZngh, and
themultiplication of three grey qubit stabilisers will result in theZ of the green qubits being uncancelled. According to
Definition 11 this is not allowed.
defect-junction introduces a supplemental endpoint. In conclusion, for any defect contain-
ing j junctions along its path there are at most e = 2+2 j endpoints, where every junction
introduces three supplemental endpoints. In order to comply with its de୮ୢnition (see De୮ୢ-
nition 11 and Equation 4.2), a tubemust reach all the e endpoints of the defect. Thus, when
starting to construct a tube from any endpoint, the tube is always being split at a junction
and the construction proceeds towards the remaining endpoints.
Valid sheets expose a di୭ferent behaviour around junctions: a sheet must have all its bound-
aries on defects (see Figure 4.4 and De୮ୢnition 11). As a result, valid sheets are de୮ୢned only
for closed defect structures. In contrast to tubes, a single sheet cannot be split along a junc-
tion (see Figure 4.13), because the parity of the sheet will not be even (par-function will re-
turn 6= ;). As long as closed defect structures are joined at junctions (maximum number of
junction endpoints is not reached), junctions are the support of multiple sheets.
Bছঊ঒঍জ
Braids introduce the possibility to connect tubes and sheets, and the four valid construc-
tions are enumerated in Figure 4.14. A sheet (e.g. S) will interact with two separate tubes
at a braiding-point (e.g. a, b), and, considering that there are no other braids de୮ୢned at this
sheet, let par(S) = par(a) = par(b). The four even parity surface constructions, for exam-
ple par(Sa) = ;, represent all possible valid surfaces.
The construction of an even-parity sheet involved in more than two braids requires sep-
arate attention. Let S be a sheet involved into n braids, and par(S) =
Sn
i=0 par(si) be the
set of all the physical qubits involved in the parity of S. For each braid par(si) indicates the
set of physical qubits resulting at intersection between a sheet and the defect (e.g. the black
qubits in Figure 4.5c). Around each braid there are de୮ୢned two tubes ai and bi, and it fol-
lows that par(bi) = par(ai) = par(si). For constructing an even parity sheet S, each si will
have to be cancelled by either ai or bi.
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(a) (b)
(c) (d)
Figure 4.14: Fragment of a cluster illustrating a sheet (red qubits) and a tube (green qubits) after an apparent braid.
Following the discussion from Figure 4.13, there are four possibilities to construct valid correlation surfaces: a) Both the
sheet and the tube are not constructed; b) The upper part of the tube together with the sheet is connected; c) The lower
tube is considered together with the sheet; d) The complete tube is considered.
It is impossible to construct an even-parity sheet that is connected to both tubes around
a braid. The corollary follows: if two tubes are connected at a braiding-point, the involved
sheet cannot be constructed.
Fঞছঝ঑঎ছ জঞছএঊঌ঎ ঘঙ঎ছঊঝ঒ঘগজ
the construction of valid surfaces in the presence of junctions of braids was presented in
the previous section. At the same time, surfaces are cluster stabilisers which are modi୮ୢed
through surface addition even in the absence of junctions or braids.
De୮ୢnition 12. The addition of two surfaces S1 and S2 is the result of multiplying the two
corresponding stabilisers.
Sr = S1 + S2 = (
O
Xi)(
O
Xj) =
O
Xi6=j; for i 2 Q(S1); j 2 Q(S2) (4.3)
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Figure 4.15: Tube extrusion examples. The red qubits indicate the tube surrounding a defect. The black qubits indicate
cluster qubits that would bemeasured if the defects were extended. The green qubits correspond to the extruded
surface without measuring the black qubits. a) A single tube is extended; b) Two tubes are addedwithout constructing
a defect. If the black qubits wereZ-measured, the previous two defects would be bridged. No assumption is made if
bridging is correctly applied or not.
The correlation surface sum Sr will be de୮ୢned over the set of qubits Q(Sr), which is the
symmetric set di୭ference of Q(S1) and Q(S2), as the individualX stabilisers of qubits
from the set union will cancel out (XX = I).
Q(Sr) = Q(S1)Q(S2) = Q(S1) [ Q(S2) n (Q(S1) \ Q(S2))
Defects enforce the existence of surfaces, meaning that for a given defect a valid surface has
to exist. AnyX-stabiliser of the lattice is a valid tube, and trivial surfacॶ can be constructed
in the absence of defects. For example, for a single unit cell cluster, the trivial surface con-
tains all the 6 face-qubits. Furthermore, a two unit cell cluster contains 11 cell faces, where
10 of these are not shared between the cells, and the largest trivial surface contains the corre-
sponding 10 face-qubits.
Surfaces can be arbitrarily deformed without changing their topology making tubes and
the sheets not unique in an arbitrary defect structure. The deformations are the result of
using surface addition, where a trivial surface is added to the initial surface. Considering
trivial tubes, the basic surface deformation operation is tube extrusion in the absence of
defects (see Figure 4.15a).
Disjoint surfaces can be connected through surface addition, and of interest are the sheet-
to-sheet and the tube-to-tube cases. Connecting disjoint surfaces is performed by arbitrary
tubes that do not have any defect support (see Figure 4.15b). This situation is orthogonal
to when sheets are connected by braiding. While in the pure-addition case the sheets are
considered separately, in the braiding-case this is impossible. Similarly, disjoint tubes are
connected by adding a third tube-surface without a defect support. Again, the tubes are
independent and there is no junction between them.
A particular case of the tube-to-tube connection is bridging, where two disjoint tubes are
connected through a third tube with defect support. As a result, a junction is introduced.
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This surface operation was presented inFD12, and can be performed between any two defect
structures, where at least one of them supports a sheet (closed defect structure). Af୴er bridg-
ing a closed with an open defect structure, the resulting defect structure will be open. Al-
though not obvious, the resulting defect structure includes the support for the same sheets
as the initial two structuresFD12.
Surface addition in the absence of defects is the equivalent operation (at the logical layer)
to multiplying the generators from a stabiliser table (see the example in Table 4.1c,d, where
(ZXZ)(IXI) = ZIZ). Without applying any gate, the stabilisers are lef୴ unchanged, and by
multiplication only another set of generators of the stabiliser group is computed. Therefore,
in the search of valid surfaces, only those with a defect support are relevant, as junctions
and braids between defects imply the application of logical quantum gates. The following
sections of this chapter will concentrate only on this situation.
4.3 Gছঊঙ঑ ছ঎ঙছ঎জ঎গঝঊঝ঒ঘগ ঘএ TQC ঌ঒ছঌঞ঒ঝজ
The geometrical description of a TQC circuit can be represented by graphs, which serve as
a foundation for automatic TQC design methods. The properties of arbitrary defect struc-
tures containing braids, junctions and bridged geometriॶ (resulting af୴er bridging) will be
more easily investigated from a graph perspective.
A TQC circuit will be represented by the set of two graphs TQCg = fGp;Gdg, whereGp
(Gd) describes the geometry existing in the primal (dual) space. The dual graph will be de-
noted as the graph of opposite type to the primal graph, and vice versa (e.g. Gp is the opposite
of graphGd).
For a given circuit the graphGt 2 TQCg; t 2 fp; dg is de୮ୢned as the tupleGt = (Vt;Et),
where Vt is the set of nodes (vertices) and Et is the set of undirected edges de୮ୢned as pairs
(n1; n2) (n2; n1) 2 VtVt. The set of nodes Vt abstracts the cluster coordinates of defect
endpoints, junction points, injection points, input/output points and braiding points.
The set of nodes IOt  Vt; IOt  IO abstracts the injection and input/output points
from the original circuit, where IO is part of the circuit speci୮ୢcation and is the set of both
injection and input/output points. The set corresponding to the injection-points is IJt 
IOt. The set of edges Et abstracts the defect-segments connecting all the points mentioned
before.
A graphical example for a graph abstracting defects is o୭fered in Figure 4.16a, where the
defect geometries for initialisation and measurement are illustrated as subgraphs. Figure 4.16b
illustrates an example of a primal-primal CNOT graph. The blue nodes are the input/output
nodes from the set IOt, the white nodes correspond to geometric junction points, and the
red and green nodes to braiding nodes. The ୮ୢgure contains both graphs existing in TQC
geometry (primal and dual) and grey edges indicate the dual graph, while red nodes corre-
spond to braids of the primal edges with sheets spanned by dual geometric rings.
The graphs are initially constructed without the braiding-nodes, which require a separate
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(a) (b)
Figure 4.16: Elements of the graph representation: a) The initialisation/measurement geometries are abstracted through
graph nodes and edges; b) The primal-primal CNOT circuit represented as a graph.
calculation step explained in Section 4.5. The next algorithms assume that this step has been
performed and correct braiding-nodes are part of the graphs.
The lattice coordinates of the nodes Vt n IOt are related to cells from the set CEL (see Sec-
tion 4.1.2). There is a function coord between these nodes and CEL: the function coord(k)
yields the three (w=h=t) lattice coordinates of the cell corresponding to k. The inverse func-
tion coord 1 returns the node at the speci୮ୢed lattice coordinates.
4.3.1 Pছঘঙ঎ছঝ঒঎জ
Surfaces play a central role in the functionality of a circuit, and graph-representations of
TQC circuit geometries are used for the analysis of correlation surface support. Surfaces of
both types (tubes and sheets) are enforced by the presence of defects, which are abstracted
through graph-edges. The construction of valid tubes results in the defects being abstracted
as tree-shaped subgraphs. On the other hand, valid sheets are bounded by closed defect
structures, and this implies that the analysis of sheets will be based on the investigation of
subgraph-cyclॶ.
Af୴er traversingGt, the set CMP(Gt) of all connected components is computed. A con-
nected component is a subgraph for which all the nodes are connected through edges. In
addition, for each componentm 2 CMP(Gt), the set CY(m) of graph-cycles is the possible
support for logical qubits bym.
Let the set of graph-cycles be CY(Gt) =
S
m2CMP(Gt) CY(m). Each cycle is a subgraph of
Gt and is described by c = (Vct;Ect);Vct  Vt;Ect  Et.
Bছঊ঒঍঒গঐ-গঘ঍঎জ
Braids are particularly important for the discussion as the braiding-nodes of a primal graph
are a reference to the sheets supported by the graph-cycles from the dual graph, and vice
versa. For example, the cycle cd 2 CY(Gd) in the primal graphGp is used for spanning the
sheet sheet(cd), and is abstracted through braiding-nodes in the dual graphGp.
The computation of the braiding-nodes fromGp starts with the sheet-୮ୢnding procedure
from Section 4.5.3: for the cycles cd 2 CY(Gd), the correlation-surfaces sheet(cd) are com-
puted. The braiding-nodes abstract the intersections between the defects from the geometri-
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cal description ofGp with the computed sheets forGd. The intersections can be computed,
for both the defects and the sheets are sets of lattice qubits.
The set of braiding-nodes is a subset of the graph-nodes, Bt  Vt where Bt \ IOt = ;.
The relation between braiding-nodes fromGt0 and sheets from the graphGt is the follow-
ing:
8 cycle c  Gt;Gt 2 TQCg; t 2 fp; dg
b braiding point on sheet(c)
b 2 Bt0 ;Bt0  Vt0 whereGt0 2 TQCg; t 6= t0
A graphGt will contain input-nodes with exactly two incident edges, junction-nodes
with at least three incident edges, and braiding-nodes. The braiding-nodes will in୯୳uence
the construction of surfaces. Initially, for any braiding-node there are two incident edges,
one abstracting each tube interacting with the sheet. However, connecting two tubes at a
braiding-point renders the involved sheet as impossible to construct, but multiple braiding-
nodes can point to a common sheet. As a result, connecting both tubes at a braiding-node
implies, for consistency reasons, that the same construction has to be made at each related
braiding-node. It is reasonable to assume that related braiding-nodes are connected in the
graph, thus increasing the number of incident edges. Edges connecting related braiding-
nodes are called relation-edgॶ.
Nঞখঋ঎ছ ঘএ ঝঞঋ঎জ
For a given graph componentm, there are at most (b   1) valid tubes, where b is the num-
ber of braiding-nodes in the component. When b = 1, it is not possible to construct two
valid tubes at the same time. This would con୯୳ict with the validity criteria enumerated in
Section 4.2.
Nঞখঋ঎ছ ঘএ জ঑঎঎ঝজ
The number of sheets supported by a geometrical description is a function of the number
of connected components jCMP(Gt)j in the graph, and the number of graph-cycles each
componentm 2 CMP(Gt) contains.
It is challenging to determine the number of sheets supported by defect structures con-
structed by bridging. Finding out the number of supported sheets is performed by search-
ing all the cycles in the component. However, surface addition between two supported
sheets can result in another supported sheet, as it was the case when geometric defect junc-
tions were discussed. The minimum and maximum number of sheets in a component will
be investigated in the following.
The maximum number is computed by considering n separate rings (one cycle): there are
2n possible combinations of the sheets being constructed or not, as each cycle will support
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(a) (b)
Figure 4.17: The number of cycles in a closed defect structure is equivalent to the number of supported sheets. The
figure enumerates all the possible valid sheets for defect structures resulting after: a) Bridging 2 rings; b) Bridging 3
single rings.
a sheet. Af୴er bridging the n rings together, the resulting defect structure will still have to
support the 2n separate sheet constructions. However, the number of cycles in the resulting
structure will be greater than n.
The computation of the minimum number of cycles starts from the same n rings, but
this time visualised as aligned on the horizontal. Af୴er bridging the ୮ୢrst two ringsm1;m2 2
CMP(Gt) (where jCY(m1)j = jCY(m2)j = 1 cycles), the result will be a single compo-
nentm2r for which CY(m2r )  3. Bridgingm2r again with the third ringm3, containing
jCY(m3)j = 1 cycles, will result inm3r having CY(m3r )j  6 (see Figure 4.17). By induction,
it follows that af୴er bridging n rings, the resulting componentmnr will have jCY(mnr )j 
n(n+ 1)=2.
The set of sheets supported by CY(mnr ) together with the sheet-addition operation forms
a group having a generating set of size at least
pjCY(mnr )j. The sheets generator set is fur-
ther used instead of the complete set. The reduced number of defect-sheet intersections to
be computed leads to less braiding-nodes in the opposite graphGt0 (t 6= t0). All the sup-
ported sheets can still be determined, and the generality of the graph-representation is not
a୭fected.
4.3.2 R঎কঊঝ঒ঘগ ঝঘ জঝঊঋ঒ক঒জ঎ছজ
Correlation surfaces, according to De୮ୢnition 9, connect inputs with outputs, and this prop-
erty is translated to the graph-representation of circuits. The functionality of a TQC circuit
is expressed as transformations of input stabilisers into output stabilisers (the stabiliser table
ST from Section 4.1.9). The inputs and outputs of a circuit are abstracted as the IOt set of
graph-nodes.
The stabilisers are mappings of correlation surfaces derived from the circuit graph, but
stabiliser transformations from the table ST can be represented as graphs, too. The deriva-
tion of correlation surfaces started from the relation between defects (graph-edges) and
tubes, and continued with the relation between closed defect structures (graph-cycles) and
sheets.
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Figure 4.18: A graph representing a possible (but incorrect) CNOT implementation. The nodes f1; 2g are for the inputs,
and f3; 4g for the outputs.
For every node b 2 IOt there will be two associated edges that support the possible
tubes, and the interpretation of tubes depends on the type of the geometry (and graph):
X-correlation for primal defects, and Z-correlation for the duals. For associating stabilisers
with correlations the spec function will indicate, based on the type of graph, what kind of
correlation is required for a given logical stabiliser: a tube in the primal or dual space, or a
sheet in the primal or dual space.
spec : IOt  fX;Zg ! ftubep; tubed; sheetp; sheetdg
The stabiliser transformations described in the ST have to be ୮ୢrst interpreted in terms of
correlation surfaces. For the classical CNOT example, a TQC circuit implementing it will
have to support the IX ! IX transformation (control is the ୮ୢrst qubit, target the second
one), which equates to transforming spec(X) = tubep at target input into spec(X) = tubep at
target output, if the target qubit is in the primal space.
The graph contains two edges starting from an input-node associated to the circuit’s in-
put, and care has to be taken such that the graph supports the tube-transformation along
both paths that start from the input. This is required due to the manner how logical qubits
are initialised to stabilisers whose correlations are expressed as pairs of tubes: the measure-
ment/initialisation pattern is a pair of caps.
The discussion is illustrated by Figure 4.18 in which the graph is assumed to represent a
CNOT. The IX2 ! IX4 transformation is interpreted as the correlation surface connecting
only the input-nodes 2; 4. Only two possible paths can be constructed from node 2: f2; 4g
(the lower path in the graph) and f2; 5; 1; 3g, and there is no other way to connect 2 and
4. The input-tubes cannot be completely transformed into output-tubes, and, thus, the
assumption that this circuit implements a CNOT is wrong. The f2; 5; 1; 3g path represents
theX1X2 ! X3I4 stabiliser transformation. The latter transformation is not speci୮ୢc for a
CNOT.
Proposition 4. In a valid geometric description graph, a tube-correlation surface is sup-
ported i୭f for any input node, which is required to support tubes according to ST, there are
at least two paths leading to the ouput nodes that have to support tubes according to ST.
4.4 Bঘঘক঎ঊগ ছ঎ঙছ঎জ঎গঝঊঝ঒ঘগ ঘএ TQC ঌ঒ছঌঞ঒ঝজ
Valid correlation surfaces will be represented based on the analysis from the previous sec-
tion. A ୮ୢrst approach uses Boolean expressions formulated in conjunctive normal form
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(CNF), which is a conjunction (^) of clauses, where each clause is disjunction (_) of liter-
als. A literal is either a positive variable (e.g. x), or a negated variable (e.g. :x). A unit clause
contains a single literal.
The CNF Boolean expression f = (x _ y) ^ (:x _ :y) contains two clauses (the two
expressions in the parantheses), where x and y are the variables. For the previous expression f
is true, for example, af୴er assigning x = true and y = false. In general, Boolean expressions
formed in CNF are used for determining a variable assignment such that the expression eval-
uates to true. This problem is known as SAT (Boolean satॷfiability) and is an NP-complete
problem. There are, however, situations in which the problem is easily solved for particular
types of CNFs. Some examples will be o୭fered in this work.
Boolean expressions are constructed by choosing the necessary variables for the liter-
als. For each surface type there will be a corresponding variable type: tube-variablॶ and
sheet-variablॶ. The variables used for the literals are inferred starting from the TQCg set
of graphs, af୴er having computed the set of components CMP(Gt);Gt 2 TQGg.
The result of mapping the TQCg circuit-graph to Boolean expressions will be the set
TQCb = fEp;Edg, where Ep is the Boolean expression for the geometries in the primal
space, and Ed for the dual space.
4.4.1 Tঢঙ঎জ ঘএ টঊছ঒ঊঋক঎জ
The Boolean variables are computed using graph-based searches on each componentm 2
CMP(Gt). Both variable types will represent subgraphs: the tube-variables abstracting trees
of the graphs, and the sheet-variables abstracting cycles of the graphs. The naming of the
variables will be standardised: capital letters for sheet-variables and small letters for tubes.
Tube-variables are selected by traversingm and building trees having their braiding-nodes
as leaves. Tubes have to reach all the endpoints of an associated defect structure, and the
tree structure arises as an e୭fect of the junction-nodes in the graph (see Section 4.2). Braids
introduce a supplemental relation between tubes and sheets, and the traversal ends when a
braiding-node is found. In a component containing b braiding-nodes there are b possible
tubes (see Section 4.3.1) and each one has a tube-variable assigned.
The introduction of sheet-variables is supported by the braiding-nodes existing inm, as
each braiding-node fromm  Gt is a direct reference to a cycle from the opposite graph
CY(Gt0) (see Section 4.2). For a componentmwith b braiding-nodes, there will be at most
b distinct sheets, as some of the braiding-nodes could represent the same sheet. Thus, af-
ter CY(Gt0)was computed, each cycle has a corresponding sheet-variable. To the braiding-
nodes, that result on the sheet, the variable of the sheet is assigned.
Following the distinction made between the braiding- and the input-nodes of a graphGt,
a similar distinction is made between the variables: input and non-input variables.
De୮ୢnition 13. An input variable (tube or sheet) represents a subgraph ofGt that contains at
least one node from IOt.
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4.4.2 Fঘছখ঒গঐ ঝ঑঎ ঌকঊঞজ঎জ
The mapping of TQCg graphs to CNF Boolean expressions continues with the introduction
of the clauses which describe the valid combinations of tubes and sheets. These are gener-
ated starting from the braiding-nodes ofGt 2 TQCg.
A variable of the Boolean formula will be true if its associated tube or sheet is present
(enabled) and false if it is absent (disabled). For example, if the sheet S is enabled, either the
tube a or the tube bwill be connected to S. Otherwise (S is disabled, represented using the
literal:S), either both a and b are connected resulting in the tube a ^ b, or both a and b are
disabled, which is expressed as:S ^ :a ^ :b. The Boolean expression B(S; a; b) abstracting
a braiding-node models the four valid possible surface constructions:
B(S; a; b) = (S ^ a: ^ b) _ (S ^ :a ^ b) _ (:S ^ a ^ b) _ (:S ^ :a ^ :b) (4.4)
= (S _ a _ :b) ^ (S _ :a _ b) ^ (:S _ :a _ :b) ^ (:S _ a _ b) (4.5)
= S$ (a b) (4.6)
4.4.3 Cঘখঙক঎ঝ঎ Bঘঘক঎ঊগ ঎ডঙছ঎জজ঒ঘগজ
The expression Et is constructed for a graphGt, containing the set Bt of braiding-nodes, by
forming the conjunction of all the braiding-node-clauses for n 2 Bt:
Et = n^2Bt B(S; a; b); where S sheet-literal and a; b tube-literal (4.7)
IfGt contains no braids, then Et = true. The Boolean expression Ep (for the primal
graphGp) and the Boolean expression (Ed for the dual graphGd) could be combined to
a single Boolean expression. A correlation surface cannot be constructed such that it is
spanned in both the primal and the dual space and the two expressions are de୮ୢned over dis-
tinct sets of variables.
4.5 Cঘগজঝছঞঌঝ঒ঘগ ঘএ ঌঘছছ঎কঊঝ঒ঘগ জঞছএঊঌ঎জ
Constructing a valid correlation surface is equivalent to searching for a valid (always-even-
parity) surface, and both the graph-representation TQCg and the Boolean representation
TQCb can be used in the process. The correlation surface construction problem is formu-
lated as the question: “Given a subset IOc of the input/output nodes IO, and a stabiliser
transformation between the circuit’s inputs and outputs, is there a valid a correlation surface
accordingly?”.
The question is answered by having a second look at the de୮ୢnitions of a correlation sur-
face (connects inputs to ouputs), of their validity (even-parity) and the relation between
stabiliser transformations and the graph-representation (when starting with tubes from an
input-node, two paths should lead to the output-node, Proposition 4). A valid correlation
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surface can be visualised, using the graph-representation of a TQC circuit, as a subgraph of
one of the graphs from TQCg. The subgraph has the shape of a tree: an arbitrary tube sur-
face is a tree, while sheets are abstracted as supplemental nodes introducing tube-branches.
The set of all the leaves equals the set of the nodes IOc. For example, in the right panel of
Figure 4.18, the constructed correlation surface has IOc = f1; 2; 3g as leaves.
A correlation surface cannot be determined at the same time by tubes or sheets of oppo-
site types (see De୮ୢnition 10). The stucture of the underlying cluster restricts a valid surface
to contain primal and dual tubes (or primal and dual sheets) and the right type of the sur-
face is computed by the spec-function (see Section 4.3.2), and the correspondingGt or Et is
chosen.
A primal correlation surface, implying the use ofGp or Ep, contains primal tubes deter-
mined by primal defects and primal sheets spanned by dual defects. At the same time, a dual
surface (Gd;Ed) implies the search of a correlation surface consisting of dual tubes spanned
by dual defects and dual sheets spanned between primal defects.
The goal of TQC circuit mapping is to extract from a geometry the necessary informa-
tion for the (classical) control sof୴ware of a quantum computer (see Figure 4.9). The infor-
mation includes the measurement basis of the individual lattice qubits, and the set of lattice
qubits that form correlation surfaces of logical qubits. The measurement outcomes of the
correlation surface-qubits are necessary for calculating the corrections to the encoded data
(Pauli tracking at the logical layer), as information is propagated through more complicated
topological structures. The surfaces are not speci୮ୢed within the TQC circuit, and the map-
ping procedure must derive them from the geometric structure, and map them to actual sets
of lattice qubits.
Graphs enable an algorithmic formalisation of the solution, and the mapping approach
will be detailed from the perspective of the graph-representation. The presented mapping
algorithms will operate on TQCg, but an arbitrary componentm is further considered as
input, as each graphGt is the union of its components CMP(Gt).
4.5.1 Mঊঙঙ঒গঐ ঘএ TQC ঌ঒ছঌঞ঒ঝজ
The mapping starts by taking each componentm 2 CMP(Gt) and constructing a setMm.
Mm = (t;Dtm; Itm;Otm; Jtm;Xtm;Ztm)
WithinMm (the mappedm), t stands for the type of the component (primal or dual),
andDtm includes all defect-internal physical qubits (i.e., those to be measured in the Z basis).
Itm andOtm are physical qubits that de୮ୢne inputs and outputs, respectively. The setsXtm and
Ztm include all physical qubits that are part of theX and Z correlation surface, respectively.
Finally, Jtm is the set of injection points.
The ultimate outcome of the mapping is the setM, which contains tuplesMm for all the
componentsm from TQCg. The physical qubits from theMm sets are from the TQCC set
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(the set of all lattice qubits, see Section 4.1.2). Therefore, qubits are addressed using their
3D-coordinates
TheMm tuple refers to the correlation surfaces asX and Z, although, until now, the sur-
faces were referred to as tubes and sheets. However, as mentioned in Section 4.1.4, the Z
correlation surface is a sheet for a primal logical qubit and a tube for a dual logical qubit.
TheX correlation surface is a tube for a primal logical qubit and a sheet for a dual logical
qubit. Following the discussion from Section 4.1.2, where the tubes and the sheets were de-
୮ୢned using face and side-qubits, the mapping procedure identi୮ୢes the physical qubits for
each correlation surface (Xp;d  Fp and Zp;d  Sp). For convenience, two functions are
introduced. The function sheet :M! TQCC returns Zpm for primal logical qubits andXdm
for dual logical qubits. The function tube : M ! TQCC returns the corresponding tube
similarly to sheet.
Cycles were recognised as the support of sheets and the construction of the sets fromMm
proceeds by traversing the cycles from the set CY(m). The cycles are used for the construc-
tion of the tubes, too, although this is not necessary and the graph-edges could have been
used. This decision was taken in order to keep the construction mechanisms similarly. It is
assumed that a cycle c 2 CY(m) is de୮ୢned by the set of nodes Vct and the edges Ect . Further-
more, the cycles will be considered directed, in order to ease their processing, and the func-
tion nghn(k); k 2 Vct; n 2 Z indicates the n-th neighbour of vertex k in the direction of the
traversal. The direction of the cycles determines the direction in which the geometrical seg-
ments are traversed, and the function dir : Ect ! fw;h;tg yields the lattice-direction
of the segment represented by the given edge.
Two more functions will be used during the mapping. The function
type : V! finput; output; inject; junctiong
returns the type of a geometry point that was translated into a graph-node. The type is used
af୴er physical qubits associated with the segment have been calculated in order to decide
which set fromMm they belong to. Based on the node type, the function set takesMm as
input and returns the corresponding coordinate set of physical qubits. For example, physical
qubits for the injection-points injectwill be added to the set Jtm, while the qubits associated
to edges containing input-nodes will be added to Itm.
4.5.2 Cঘখঙঞঝ঒গঐ ঝঞঋ঎জ
For computing all the qubit sets except the ones for the sheets, the componentm is used
as input to Algorithm 4. Af୴er selecting a random starting node from a cycle, the lattice-
direction d associated with each edge of the graph is computed. For each cell cc of a seg-
ment, Fcc is its complete set of physical face-qubits (see Section 4.1.2), and two face-qubits
along the segment are defect-internal and added toDcc (Line 8). The remaining four unit
cell qubits form a ring, and are part of the tube correlation surface. The qubits form the
set Tcc that is then added to tube(q) . Coordinates of input/outputs/injection points are
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Algorithm 4 Finding Defects and Tube Surfaces
Require: Mm = (l;D; I;O; J;X;Z)
Require: the componentm 2 CMP(Gt)
1: for all c 2 CY(m) do
2: start random k 2 Vct
3: ck start
4: repeat
5: d dir((ck; ngh(ck)))
6: b coord(ck); e coord(ngh(ck));
7: for all cc 2 (b; e) along d do
8: Dcc  fpjp = cc 1 along d; p 2 Fccg
9: Tcc  Fcc nDcc
10: if type(ck) = type(ngh(ck)) = junction then
11: tube(Mm) tube(Mm) [ Tcc
12: end if
13: set(q; defect) set(q; defect) [Dcc
14: end for
15: if type(ck) 6= junction then
16: set(Mm; type(ck)) set(Mm; type(ck)) [ fbg
17: end if
18: ck ngh(ck)
19: until start = ck
20: end for
21: return q
added af୴erwards to the corresponding sets. The coordinates of the defect qubits are added
at Line 13.
4.5.3 Cঘখঙঞঝ঒গঐ জ঑঎঎ঝজ
The sheet surfaces for a TQC graph-component are found by a procedure that iteratively
reduces the cycles of the component until it consists of just two vertices. Although a com-
ponent will generally consist of more than one cycle, the following discussion assumes that
Mm will contain a single sheet, generated by a single cycle. The cycles (supporting sheets)
of a component form a group under surface addition (see Section 4.3.1), and it is correct to
assume that only one of the sheets is required for a certain construction. The procedure is
repeated for each cycle existing in the component.
Sheet-୮ୢnding will start from the observation that a component-cycle will have an even
number of nodes corresponding to corners in the geometry, because only 90 angles be-
tween the segments are possible.
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Algorithm 5 Finding Complete Sheet Surfaces
Require: SUBS
Require: Mm = (t;D; I;O;X;Z);m 2 CMPGt
1: sheet(Mm) ;
2: for all ss 2 SUBS do
3: SSQ fqjcoord(q) 2 bbox(ss) \ Stg
4: sheet(Mm) sheet(Mm)SSQ
5: end for
6: return 
Mapping a component-cycle to a sheet is a constructive approach, where the complete
sheet is found piecewiese: one sub-sheet in each iteration. A sub-sheet contains physical
qubits bounded by a rectangle in either the wh, wt or ht plane of the lattice (expressed in 3D
coordinates). Two points are necessary to specify a sub-sheet: (ss1; ss2); ssi 2 CEL, where ssi
de୮ୢne the diagonal coordinates of the rectangle and have a single equal coordinate index (e.g
((0; 0; 0); (2; 2; 0))).
Sঞঋ-জ঑঎঎ঝজ
computed by Algorithm 6 are disjoint sets of lattice qubits, and the union of all the found
sub-sheets is the complete sheet. The algorithm takes a cycle of a component as an input,
and transforms the cycle by eliminating or moving nodes, while sub-sheets are calculated.
The transformations do not modify the geometry of the computation, and are simply used
during the calculation. The cycle-operations reduce, reshape, insert are of a hybrid nature,
operating on graphs but requiring the geometric description for their functionality. Node-
insertion using insert is not directly applied by the algorithm, and the number of nodes is
modi୮ୢed only during the reduce operation, or af୴er the reshape operations was applied. The
insert(a; x; b) function will insert the node x between a and b.
Algorithm 6 is used to compute the SUBS set of sub-sheets for each cycle, and will re-
move vertices by continuously traversing it (Lines 2–26), until only 2 vertices are lef୴ (Line 2).
Algorithm 5 takes each SUBS set and constructs the sheet(Mm)  TQCC. For the sub-sheet
(ss1; ss2) the set SSQ contains the coordinates of the physical qubits returned by the func-
tion bboxss = i2fw;h;tg[min(ss1i );max(ss2i )] \ TQCC. For geometries having a defect
cross-section larger than a cluster-cell the set union operations on Lines 11 and 23 are to be
interpreted asAfag = (A n fag) [ ((fag nA) \ fag), meaning that if element a existed
in the setA it would be removed, otherwise it would be included.
Similarly to the previous algorithm, some utility functions are necessary. The function
mirr : K ! K;mirr(a) = coord 1(coord(ngh 1(a)) + coord(ngh(a))   coord(a))
returns the node amirrored at the line through its predecessor and successor in the cycle,
while function clst : K3 ! K; clst(a; b; c) returns either b or c depending which is closer to
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Algorithm 6 Finding Sub-Sheet Surfaces
Require: c = (Vct;Ect) 2 CY(m);m 2 CMP(Gt)
1: SUBS ;
2: while jVctj  2 do
3: start random k 2 Vct
4: ck start
5: compact false
6: a ngh1(ck); b ngh2(ck))
7: repeat
8: if dir((ck; a)) =  dir((b; ngh(b))) then
9: compact true
10: reduce(a; b)
11: SUBS SUBS [ (ngh(ck); a) [ (ngh(ck); b)
12: else
13: if dir((ck; a)) = dir((a; b)) then
14: remove(a)
15: compact true
16: else
17: ck a
18: end if
19: end if
20: until start = ck
21: if compact = false then
22: reshape(start; ngh(start); ngh2(start))
23: SUBS SUBS [ (start; ngh2(start))
24: start ngh(start)
25: end if
26: end while
27: return SUBS
vertex a.
Af୴er implementing the sheet-୮ୢnding algorithm, it is possible to illustrate its output. Fig-
ure 4.24 shows a complete sheet composed of sub-sheets, and Figure 4.19 depicts the pro-
gressive calculation of sub-sheets.
T঑঎ ছ঎঍ঞঌ঎ ঘঙ঎ছঊঝ঒ঘগ
Algorithm 6 modi୮ୢes the graph by applying the reduce operation. The path is reduced if,
for 3 consecutive edges, the ୮ୢrst and the second edge represent opposite associated directions
into the lattice (Line 10). For example, this is the case for the edges (B;C); (C;D); (D;E),
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where (B;C) and (D;E) have opposite directions in Figure 4.20).
The reduce(a; b); a; b 2 Vct operation is de୮ୢned as the sequential application of:
Rm = fa; bg;
na = ngh 1(a); nb = ngh1(b);Ng = fna; nbg
Vred = fclst(a;mirr(b); na); clst(b;mirr(a); nb)g
Vredins = Vred nNg;
Vreddel = Ng \ Vred;
remove(v); for all v 2 Rm
insert(na; vi; nb); for all vi 2 Vredins ;
remove(vd); for all vd 2 Vreddel ;
The operation is illustrated by applying it to the nodes C andD in Figure 4.20. The sets
R;Ng;Vred are constructed.
Rm = fC;Dg;Ng = fB;Eg
Vred = fclst(C;mirr(D);B); clst(D;mirr(C);E)g
Becausemirr(C) = E andmirr(D) = B, the set Vred = fB;Eg is equal toNg and
Vreddel = Vredins = ;. Af୴er the nodes from Rm are removed, no further nodes are inserted or
removed, for the corresponding sets are empty. However, for the example in Figure 4.20,
this is not the case as the number of deleted and inserted nodes is one (jVreddel j = jVredins j = 1),
thus e୭fectively removing one node (B) and inserting another one (C0).
T঑঎ ছ঎জ঑ঊঙ঎ ঘঙ঎ছঊঝ঒ঘগ
Reducing the graph may require to use an equivalent geometrical description. Thus, nodes
are not removed or deleted, but moved (jVctj remains constant). The reshape(a; b; c); a; b; c 2
Vct operation is the sequential application of:
remove(b); insert(a;mirr(b); c);
In the context of the Algorithm 6, the function is called if, during a complete cycle traver-
sal, the reduce operations cannot be applied. For the example of Figure 4.20, where the op-
eration reshape(B;C;D) is called, the resulting cycle will be obtained by removing C and
inserting C0 = mirr(C). Applying reshape for a second time at the same position would
undo the initial application. As a result, reduce(B;C0;D) is the inverse of reduce(B;C;D)
and the start pivot (Line 3), used for checking if a traversal completed (Line 20), needs to be
updated (Line 24).
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Figure 4.19: The example illustrates the application of Algorithm 6 for the graph
(fA; : : : ; Jg; f(A;B); (B;C); : : : (J;A)g). For example, starting from the vertex start = A, the first possible
operation is reduce(E; F) and a first sub-sheet is found SUBS = f(E;G)g. In addition co-linear nodesC;D;G;H
will result in remove(D) and remove(G) being applied. The cycle is traversed until the start is reached again, and the
first traversal completes. After the second traversal, neither reduce nor removewere applied. The reshape(A;B;C)
is applied, and a second sub-sheet is found SUBS = f(A;C); (E;G)g. Finally, the last two sub-sheets are inferred
leading to SUBS = f(A; I); (C; I); (A;C); (E;G)g. The complete sheet is found by combining all the sub-sheets
according to Algorithm 5.
Nঞখঋ঎ছ ঘএ গঘ঍঎জ ঍ঞছ঒গঐ ঙছঘঌ঎জজ঒গঐ
In a geometry where only 90 angles are allowed, any closed geometric contour will con-
tain an even number of segments, and the number of nodes of a cycle-graph will be initially
even. Moreover, the number of nodes remains even during the execution of the algorithm.
Operation reduce eliminates exactly two vertices from the graph (set Rm), while the sets of
further added and deleted vertices (Vredins and Vreddel , respectively) are always of the same size.
Operation reshape does not add or delete vertices. However, three consecutive vertices may
represent a straight line af୴er a reshape operation, in which case they are replaced by two
vertices (Line 14). A further vertex elimination will follow, keeping the overall number of
vertices even.
4.5.4 Cঘখঙক঎ড঒ঝঢ
The complexity of the mapping algorithms is analysed in the following. The tube-mapping
algorithm requires a single cycle traversal, while the computation of the coordinates is straight-
forward (see the illustration presented in Figure 4.4). For an arbitrary graph component
m 2 CMP(Gt), the runtime complexity is linear in the number of nodes that represent the
geometry.
For the runtime complexity analysis of the sheet mapping procedure, a worst-case geom-
etry can be de୮ୢned. Such a geometry, when mapped to the lattice, will have to necesitate a
maximum number of reshape applications in order to be able to compute the corresponding
sub-sheets. When searching for a worst-case geometry it should be considered that Algo-
rithm 6 randomly selects a node from the cycle (Line 1), and that the node is used as a pivot
for the reshape. These assumptions imply that, even af୴er a sequence of reshape operations,
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Figure 4.20: Graph-operations: a) Applying reduce(C;D) results in the number of nodes being decreased by 2,
becauseC;D are removed. After the operation, becauseA;B;E; F correspond to co-linear lattice coordinates,
remove(B); remove(E) can be further applied, and the number of nodes again decreased by 2. b) The reduce(C;D) is
applied. Themirrored verticesVr = fC0;D0g are computed, with coord(D0) = coord(B), thusVr = fC0;Bg. The
vertices fromVri = fC0;Bg n fB;Eg = fC0gwill be inserted, and the vertices fromVrd = fBgwill be deleted. c) The
effect of the reshape(B;C;D) operation is that vertexC is replaced by vertexC0.
there is no possibility to ୮ୢnd a sub-sheet and to reduce the number of vertices. Hence, a fur-
ther reshape is necessary.
For a cycle with jVctj nodes, the maximum number of cycle traversals isO(jVctj2) for the
case that af୴er each traversal a reshape operation is required. The number of consecutive
reshape operations is bounded by jVctj   3. The worst-case situation arises when jVctj   3
vertices are arranged in a pattern similar to the one in Figure 4.21a, where the red node in-
dicates the pivot and the cycle is traversed clockwise. All other nodes are not represented.
Af୴er a ୮ୢrst traversal of the cycle, the reduce operation was not applied, and a reshape fol-
lowed by two corresponding remove operations will transform the cycle similarly to the one
from Figure 4.21b. Until the steps-like geometry is not fully reshaped, the reduce operation
cannot be applied. However, af୴er each reshape, co-linear vertices are removed, thus reduc-
ing jVctj. For each reshape the complete cycle has to be traversed, and, overall, the complexity
of the sheet-୮ୢnding procedure is bounded byO(jVctj2).
While the mapping algorithm scales polynomially with the number of the cycles, no
claims can be made regarding the length of the cycles in a TQC circuit, as the size of the cy-
cle is essentially related to the number of 90 angles. It is still unknown how large the set of
cycles is for a complete and practical TQC quantum computation (e.g. Shor’s algorithm for
a large number of bits).
4.5.5 Cঘছছ঎ঌঝগ঎জজ
The correctness of the mapping algorithms implies verifying their termination, and the fact
that the correct physical qubit coordinates are computed.
Algorithm 4 terminates af୴er a single traversal of the cycle. The correctness of the coordi-
nates is shown by comparing the output of the algorithm with the de୮ୢnition of defect qubit
coordinates (per unit-cell, two face-qubits) and tube qubit coordinates (per unit-cell, four
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Figure 4.21: Theworst-case situation when applying the reshape operation.
face-qubits). The direction d (Line 5) is associated with the green line in Figure 4.4, where
b and e are the CEL coordinates of the edge vertices (for example, considering that the two
cells from the lower defect are b and e). This implies that by selecting the two neighbouring
coordinates (Line 8), the coordinates of the green marked qubits (the defect setD) are com-
puted. The remaining 4 qubits (Line 9) that do not belong toD are the light blue marked
qubits, which are associated with the tube correlation surface that surrounds the defect re-
gion.
The termination of the sheet-୮ୢnding algorithm (Algorithm 5) is shown by starting from
the fact that the geometric description is mapped into a 3D representation, where only 6
segment directions are possible (see the discussion of the reshape and reduce operations). A
geometrically described defect con୮ୢguration of a logical qubit (in the absence of any possi-
bility to apply reduce or remove) will have an even number of edges in its associated cycle.
Considering the worst-case geometries (see Figure 4.21a), it follows that af୴er each traversal,
either reshape or reduce (followed by remove) can be applied. The number of maximum
consecutive reshapes is bounded by jVctj, but the number of nodes is continuously reduced,
and the termination of the algorithm is guaranteed.
The correctness of the coordinates computed from the sub-sheets is shown by comparing
Lines 3 and 4 of Algorithm 5 with Figure 4.4. For a cycle c of type t, the set of all possible
side-qubits (see Figure 4.1c for a single cell) is St. For the two defects from Figure 4.4, the
instruction on Line 3 will return the coordinates of both the orange and the blue marked
qubits from Figure 4.4, which intersected with St will return only the blue qubits. These
blue qubits are the ones necessary for the computation of a sub-sheet. If two sub-sheets
computed by Algorithm 6 overlap, then the intersection set is not part of the set of qubits
de୮ୢning the complete sheet (Line 4).
A valid correlation surface is an even-parity surface (see Proposition 3), and sheets are de-
୮ୢned using side-qubits from a unit-cell (the set Sl in Section 4.1.2). In the following it will
be shown that the reduce and reshape operations are not a୭fecting the validity of a corre-
lation surface that is constructed. Both operations are based on the geometric description
and are used to compute a complete correlation surface by deforming the sheet boundaries.
The reshape operation changes the directions of the a୭fected geometric segments, while the
reduce operation removes segments.
A formal proof of the operation correctness is based entirely on surface additions. The
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Figure 4.22: A cluster fragment to illustrate the correctness of the sub-sheet finding routine.
stabilisers are Hermitian matrices, and multiplying a stabiliser by itself results in the identity.
The deformation of a correlation surface consists, in general, of two consequtive stabiliser
multiplications S1 = ((SHEET)R)M, where R is the cluster stabiliser to be removed, and
M is the cluster stabiliser to be added: Q(SHEET) \ Q(M) = ;, and Q(R)  Q(SHEET).
The operations used in Algorithm 6 are particular types of deformations. For a given
cluster stabiliser SHEETwhere Q(SHEET)  TQCC, the reduce operation is the sta-
biliser multiplication S2 = (SHEET)R. As a result, Q(S2) \ Q(R) = ; and Q(S2) 
Q(SHEET). The reshape operation, considering a sub-sheet T, is either the multiplication
S3 = (SHEET)Rwhen R = T;Q(T)  Q(SHEET), or S4 = (SHEET)Mwhen
R = M;Q(T)  Q(SHEET).
The following example illustrates the previous discussion. The modi୮ୢcation of a sheet
boundary is illustrated in Figure 4.22. Af୴er changing the direction of the segment, the
boundaryA;B;C 2 SHEET is transformed intoA;D;E 2 SHEET0; SHEET0 =
SHEET [ fD;Eg, where the previousM stabiliser is de୮ୢned over the qubitsD;E. In terms
of sub-sheets, the sub-sheet (B;E) is added af୴er the change of defect direction. The dashed
line in the ୮ୢgure indicates the direction of one defect involved in generating the sheet sur-
face SHEET.
Without a୭fecting the generality of the example, it can be assumed that the nodesA;B;C
mark the only qubits of SHEET. The lattice neighbourhood of these qubits (nodes) will
contain only 3 qubits (one was removed for the defect bounding the sheet): the qubitAwill
be entangled to the same qubit to which B is entangled, and Cwill be entangled to another
qubit to which B is entangled. The neighbouring lattice qubits of the nodes are assumed to
exist on the edges (A;B) and (B;C), and the parity of the sheet is par(SHEET) = ;.
Af୴er deforming the defect structure, on the new boundary of the defect the qubits marked
by the nodes fD;Eg are interpreted as a sub-sheet SSHEET. Not being rectangular it does
not exactly correspond to the de୮ୢnition of one. However, the parity par(SSHEET) =
fU;Vg is computed, because the face-qubitW is entangled to both E;D, and its Z-stabiliser
is cancelled during the parity set computation. Af୴er moving the defect boundary, the
qubits B;C 2 SHEET are entangled toU respectively V, and the sheet parity is par(SHEET) =
fU;Vg. As a result, the fact that the set par(SHEET + SSHEET) = ; is empty indi-
cates that the possibility of an even-parity surface construction. Hence, the resulting sheet
SHEET0 is correct.
According to the de୮ୢnition of sub-sheets even-parity is maintained during their construc-
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tion, and the direct conclusion is that changing the direction of defects does not a୭fect the
correctness of the infered sheets.
4.5.6 Gছঊঙ঑-ঋঊজ঎঍ ঌঘগজঝছঞঌঝ঒ঘগ
Correlation surfaces can be constructed starting from TQCg if the graph-edges are consid-
ered abstractions of possible tube-surfaces and the graph-braiding-nodes as abstraction of
possible sheet-surfaces. For the given IOc, the sought correlation surface will be a tree having
the leaves as the set of nodes Vsrc  Vt ofGt; t 2 fp; dg.
Mapping the IOc set to Vsrc is directly accomplished for the IOc points where spec indi-
cates tubest: the associated node from IOt is added to Vsrc. For the points at which spec re-
turns sheett, appropiate braiding-nodes from Bt have to be selected, as each brading-node is
related to a sheet (cycle) from the opposite space (graph). Let IOs  IOc be the set of inputs
that are required to exist on sheets.
When the opposite graphGt0 was constructed, for determining braiding-nodes, at each
graph-component only the generator-sheets were employed, in order to reduce the number
of intersections with defects. The selection of the correct braiding-nodes to be included into
Vsrc is detailed starting from the properties of the cycles. Initially, the graphs are considered
without braiding-nodes.
In an arbitrary graph, there will be cycles containing nodes from IO and cycles that run
entirely over junction-nodes. For nodes from IOt, the edges of the cycles represent tube cor-
relations between pairs of nodes, and for nodes from IOs, the spanned sheet could be part
of the ୮ୢnal correlation surface. The selection of the appropiate braiding-nodes from Bt to
include into Vsrc is a combinatorial problem: a reduced set of generator-sheets represents all
the possible sheet-constructions supported by a graph-component.
The IOs set of inputs has to be ୮ୢrstly partioned by ୮ୢnding which graph-components con-
tain the associated input-nodes, as it is already known which nodes exist in each component.
For a componentm 2 CMP(Gt) containing the set of input-nodes CIO(m)  IOt, each
cycle c 2 CY(m) contains the inputs from the set CIO(c), such that CIO(m) = SCIO(c).
A cycle not running over input-nodes will have CIO(c) = ;.
For IOs the set of components fm1;m2; : : :g is computed such that IOs =
S
CIO(mi),
and the next step is to ୮ୢnd out if themi component supports a cycle cs such that CIO(cs) =
CIO(mi). For each componentmi, the solution consists of the cycle combination resulting
in the inputs CIO(cs). Combining cycles is a constructive approach, and the same approach
was used to compute the minimum number of cycles in a component (Section 4.2). Af୴er
combining two cycles c1; c2, the result c3 is de୮ୢned over CIO(c3) = CIO(c1)CIO(c2) (in-
puts existing on common edges will cancel out, as the common edges disappear). The con-
struction of a correlation surface is unsuccessful, if for any of the componentsmi, the search
for a speci୮ୢed cycle returned no result. Otherwise, the set of generator-cycles is returned and
is further used.
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Figure 4.23: The primal and the dual graph corresponding to the primal-primal CNOT circuit. The edges abstracting the
primal defects are braidedwith the same dual sheet, requiring the red braiding-nodes to be connected by dashed edges
corresponding to relation-edges. In the dual graph, green braiding-nodes correspond to different dual sheets and are not
related.
Having computed all the cycles supporting the sought-af୴er sheets, the corresponding
braiding-nodes can ୮ୢnally be appended to Vsrc, and the search of a correlation surface can
proceed. A straightforward method of searching for the surface subgraph is to use a depth-
୮ୢrst-search algorithm, but the depth-search will have to di୭ferentiate between junction-
nodes and braiding-nodes. Whereas at junction-nodes all the incident edges have to be tra-
versed, at related braiding-nodॶ either both ”normal“ edges and none of the relation-edges
are traversed, or one normal edge and all the relation-edges. This is necessary for complying
with the validity criteria from Section 4.2.
The construction algorithm can either output a tree according to Vsrc, which implies that
a valid correlation surface was constructed, or signal the construction failure by returning
an empty output. The resulted correlation surface will contain tubes for each normal edge
in the tree, junctions at each non-leaf-node, and sheets indicated by the braiding-nodes that
were traversed along the relation-edges.
4.5.7 Bঘঘক঎ঊগ-঎ডঙছ঎জজ঒ঘগ-ঋঊজ঎঍ ঌঘগজঝছঞঌঝ঒ঘগ
The Boolean expressions of the circuits were formed in CNF, and usually a valid assignment
of such formulas can be computed by SAT solvers. Each B-clause (see Section 4.4) contains
only XORs of three variables, where one of the variables is negated and the other two are
not. Thus, the B(S; a; b) can be reformulated as :S  a  b  1 = 0, and a valid vari-
able assignment of the Boolean expressions will have to result into false, and not true. Each
B-clause represents a linear equation, and the ^ conjunctions are the means by which the
equations are bundled into a linear equation system over GF(2). Hence, computing a valid
variable assignment is equivalent to solving a linear equations system by Gaussian elimina-
tion or other polynomial-time algorithms.
As a conclusion, the construction problem isXORSAT and belongs to the complexity
class P. Solving this problem is not di୭୮ୢcult, and from a practical perspective, a linear sys-
tems solver can be employed to solve the system. The solution space of the system is an
a୭୮ୢne subspace of the Boolean ୮ୢeld of size 2n (n variables), making the problem a member
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of the complexity class#P (the class of counting problems associated to decision prob-
lemsMM09), implying that the number of solutions can be computed before trying to solve
the equations.
The graph-based approach was equivalent to a SAT based solution and was not optimal.
The construction algorithm performed the subgraph-search by computing all the combina-
tions and selecting the one o୭fering the required support for a valid correlation surface.
From a Boolean perspective, searching for a subgraph is equivalent to asking which edges
from a graph should be enabled (true), and which should be disabled (false). Graph-nodes
having exclusively disabled incident edges will be discarded. The relation-edges are not re-
quired for this construction method, as the conjunction of braiding-clauses is an equivalent
approach: related braiding-clauses refer to the same sheet-literals.
The construction of a correlation surface according to IOc and the speci୮ୢed stabiliser
transformation requires the same initial steps as the graph-based method. The major di୭fer-
ence is that a solver will be used to replace the subgraph-search algorithm.
Af୴er determining if the surface should be in the primal or in the dual space, the match-
ing expression Et from TQCb is selected. The truth-value of the expressions is evaluated by
searching for variable assignments for which Et = true, and, if a solution exists, the solver
will indicate the valid assignment.
Although two di୭ferent Boolean variables generally represent two di୭ferent correlations
supported by the geometrical description, there are situations when the surfaces (irrespec-
tive of their type, tube or sheet) connect the same cluster-locations (in Section 4.2 referred to
as sets of qubits stabilised by Z).
De୮ୢnition 14. Two non-input variables x; y are correlation equivalent if the associated sur-
faces are incomplete (not valid) and have the same parity, par(x) = par(y) 6= ; (see Sec-
tion 4.2).
The correlation equivalence (di୭ferent from logical equivalence) was restricted to non-
input variables, as the parity at the TQC circuit inputs/outputs depends on the used logical
qubit initialisation/measurement. Of course, any input-variable is equivalent to itself, but
the same is true for the non-input variables. Two surfaces S and T having equal parity sets
(par(S) = par(T)) are by De୮ୢnition 14 correlation equivalent (S  T) and any of the two
can be considered during the process of constructing a valid surface.
The expression Et represents all the supported surface constructions, where each solution
is a surface having always-even-parity. A speci୮ୢc solution can be computed by iterating over
the Boolean variable assignments of Et, and selecting the one containging only the variables
from Vsrc being true.
Another possibility of constructing a speci୮ୢc correlation surface is to iterate over the so-
lutions of a constrained expression Et. This is achieved by appending unit clauses of the
form (l) to Et, and each clause corresponds to a variable associated to the nodes from Vsrc.
For example, for an arbitrary circuit containing the input-variables S and a, the constraint
expression will be E0t = Et ^ (S)^ (a). The supplemental clauses reduce the search space for
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the possible assignments satisfying the existing braiding-clauses from Et. The unit clauses
are propagated to all the other clauses from EtHJB10. The clauses that contain the literal l are
removed from Et (x _ true = true), and from the remaining clauses the literal :l is removed
(x _ false = x). By solving the Boolean linear equations from E0t only a reduced set of sur-
faces will be inferred, e.g. where the sheet S and the tube a exist.
4.6 Sঞখখঊছঢ
Topological quantum computation is one of the most probable technologies to be used
in future quantum computers, and this chapter developed, presented and analysed some
design methods of TQC circuits. This chapter shortly introduced the topological quan-
tum computing concepts required for a more extended analysis of the correlation surfaces
existing in the circuits. Being a measurement-based computing paradigm, the surfaces repre-
sent in TQC the quantum correlations formed by using teleportation as a means to process
information. The visual aspect of TQC circuits, which was captured by the geometric de-
scription, generated a new approach of representing the circuits as graphs. The graphs were
extended to the Boolean representation of the circuits.
It can be concluded that the geometric, graph and Boolean representation of TQC cir-
cuits ful୮ୢl the same task, but each of these has both advantages and disadvantages. Except-
ing the visualisation purposes, the graph representation was instrumental in allowing the
computation of correlation surfaces as qubit subsets from the underlying cluster state. The
Boolean representation of the circuits allowed the formalisation of the correlation surface
construction problem, which had an unknown di୭୮ୢculty. Its mapping to XORSAT compu-
tational problems enables the design and the construction of e୭୮ୢcient algorithms that ୮ୢt in
the TQC design stack.
The circuit representations used in this chapter were motivated by the correlation surface
construction problem. The same representations will be translated in the next chapter as the
mechanisms underlying automatic synthesis and validation of TQC circuits.
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Figure 4.24: Example of mapping the primal-primal CNOT circuit: a) The network of gates; b) The geometrical descrip-
tion where the numbered defect structures correspond to the qubits from the gate network; c) All the possible tubes; d)
All the possible sheets; e) The iterative construction the sheet corresponding to qubit 3 (the ancilla initialised in j+i and
measured inX) using Algorithm 6.
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Topological Circuit Equivalence
T঑঎ ঋছঊ঒঍঒গঐ ছ঎কঊঝ঒ঘগ ঒জ ঌ঎গঝছঊক in the construction of valid correlation surfaces,
and leads to a de୮ୢnition of canonical Boolean representation of TQC circuits. Similarly to
the construction of surfaces, the canonical representation consists of two expressions: one
for the primal and another one for the dual circuit elements. The approaches presented in
this chapter are motivated by the Boolean expressions representing the geometrical descrip-
tions, and circuit equivalence checking methods incorporate operations on the represented
correlation surfaces. A formalised representation of surface operations is useful for illus-
trating circuit identities and, in an extended form, for algorithms performing correct circuit
compaction.
This chapter will focus on TQC circuit identities from the perspective of the speci୮ୢc
canonical representation. The canonical TQC circuit representation using the B-notation is
de୮ୢned as the expressions containing only conjuctions of braiding-relations called B-clauses
(see Equation 4.7). For brevity, the ^ operand will be ommited from the expressions: thus,
ab should be interpreted as a ^ b.
The direct mapping between the braiding relation and the geometric representation al-
lows one to easily draw a TQC circuit starting from a canonical representation and, vice
versa, to construct an expression using the computation’s geometry. Transformations of
the representation will keep this advantage in place. In the following, the B-notation and
its properties are introduced starting from the braiding-relation and the properties of the
underlying Boolean expressions. The developed B-notation will be also used in this chapter
for introducing TQC circuit synthesis. In addition, the chapter will use insights gained af୴er
inspecting the notation to formulate TQC circuit validation methods.
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5.1 T঑঎ B-গঘঝঊঝ঒ঘগ
The initial form of the braiding-relation stemmed from four possible constructions between
the tubes and the sheet at the braiding-point (see Equation 4.4), which was rewritten as an
equivalence relation between the existence of the sheet S and the exclusive existence of the
tubes a and b: B(S; a; b) = S $ (a  b). In other words, if both tubes are enabled or
disabled at the same time, then S is disabled B(S; a; b) = :S a b.
The Boolean expression of a TQC circuit, due to its CNF form, is similar to a chain of
Boolean equivalences between variables: the solution of a braiding-relation will imply the
solution of the next braiding-relation, and so on. By manipulating the form of a canonical
TQC circuit representation, the underlying represented geometry is (indirectly) manipu-
lated: the same quantum computation can be described by di୭ferent but equivalent geome-
tries. The properties of the B-notation used for transforming the Boolean expressions of a
circuit will lead to TQC circuit automated task solutions like veri୮ୢcation and compacti୮ୢca-
tion.
The direct mapping between geometry and Boolean formula has to be easily traced and
it is useful to present properties that are intuitive from the geometric perspective. However,
the following properties hold for arbitrary Boolean variables, meaning that, although the
notation refers to sheet- and tube-variables, the variable-types are not enforced for the prop-
erties to hold.
The construction of a correlation surface was formulated in the previous chapter by a
system of linear equations, where each equation was a B-clause. The simplest algorithm for
solving such systems is the Gaussian elimination that relies on the addition of equations.
The following presented properties can be understood as local steps of the Gaussian elimina-
tion, where locality refers to an associated place from the geometry.
First of all, as the logicalXOR operation () is commutative, it is possible to permute
the parameters of the B-notation. Moreover, for any two Boolean variables a; b, a $ b =
:a b = a :b, and as a result:
B(S; a; b) = B(a; S; b) = B(b; a; S) = : : : (5.1)
In general, for any three equivalent Boolean variables the syllogism 5.3 holds:
(a$ b)(b$ c) = (a$ c)(b$ c) (5.2)
(a$ b)(b$ c) ! (a$ c) (5.3)
The transitivity of the Boolean equivalence will be used to compactify TQC circuits or
validate the correctness of surface construction, and replacing a variable, as in Equation 5.2,
is the direct result of applying the transitivity property of the logical equivalence. Remov-
ing a variable, like in Equation 5.3, is the logical implication of using the transitive role of
variable b. It is possible to remove variables that occur in two brading-relations to obtain a
shorter and satis୮ୢability-equivalent formula, provided that such variables do not occur in
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other clauses. In the following sections the logical implication! is used whenever a variable
is removed due to its transitive role.
For general Boolean formulas, any variable can be removed, but for TQC circuits ex-
pressed using the B-notation attention has to be paid: input variables should not be re-
moved, because these are required for the construction of correlation surfaces according
to the circuit speci୮ୢcation.
The B-notation is extended using Equations 5.2 and 5.3. Two braids that di୭fer in a single
variable (e.g. a and b) are logically equivalent (a$ b), and replaced (e.g. by y):
B(S; a; x)B(S; b; x) = (:S a x)(:S b x)
= (:a (S x))(:b (S x))
= (:a (S x))(:b (S x))(a$ b)
= B(S; a; x)B(S; b; x)(a$ b)
= B(S; ab; x)B(S; ab; x) = B(S; ab; x)
! B(S; y; x) (5.4)
TheXOR of two of the B-notation parameters through an arbitrary variable results in:
B(S; a; b) = (:S a b x x)
= (:S (a x) (b x))
= B(S; a x; b x) (5.5)
Furthermore, the notation supports the situation when two braids di୭fer in two variables.
Eeach braiding-relation is a Boolean equivalence, and it follows that x $ (T  b), such
that x = x(T  b),. The variable x could be removed without changing the validity of
the formula (Equation 5.6). The ୮ୢnal form (Equation 5.7) of the property is achieved af୴er
removing x. The removal is performed using the property from Equation 5.5 if the canonic
expression contains x$ (T b) as the only condition regarding the existence of x.
B(S; a; x)B(T; b; x) = B(S; a; x)(x$ (T b))
= B(S; a; x(T b)) (5.6)
! B(S; a;T b) = B(S T; a; b) (5.7)
Lঘঐ঒ঌঊক ঊগ঍ ঌঘছছ঎কঊঝ঒ঘগ ঎চঞ঒টঊক঎গঌ঎
Two Boolean expressions are logically equivalent if they have the same set of satisfying as-
signments over the common variablesHJB10. For TQC circuits mapped to Boolean expres-
sions, the logical equivalence is compared to the previously introduced correlation equiva-
lence.
The variables do not need to be di୭ferent and it is possible to consider formulas with the
same variable present multiple times in a B-relation (for B(a; b; c) a 6= b 6= c). However,
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(a) (b)
Figure 5.1: The diagrams of this kind are sketchedwithout making any assumptions about the types of the defects. The
blue and green defects are of opposite types, and the colors are not associated to a specific type (primal or dual). The red
markings in the diagrams are used only to illustrate the existence of braids. a) Example of a invalid braid; b) The tubes at a
braiding-point can be switched, and the correspondingB-clause remains unchanged.
this will detach the meaning of the B-relation from the braiding interpretation of sheets and
tubes:
B(a; a; b) = (:a a b)! :b (5.8)
B(a; b; c a) = B(;; b; c) = b$ c (5.9)
Equation 5.8 represents, for example, the situation from Figure 5.1a, where the braid on
sheet S involving the tube x is an ”invalid“ braid, for the same tube variable would be deter-
mined by a single braiding-node. This implies that, independent of the truth-value of x, the
sheet S cannot be constructed, as B(S; x; x) = :S, thus S = false. The geometric construc-
tion is valid in the context of TQC circuits; however, it cannot be considered a braid.
The logical equivalence between two variables (Equation 5.9) can be used, from a practi-
cal point of view, together with Equation 5.5 as a second proof of Equation 5.4.
B(a; b; c)B(a; b; d) = B(a; b; d)B(b; c; b d); (replace awith b d)
= B(a; b; d)B(;; c; d) 5:9= B(a; b; d)(c$ d) = B(a; b; cd)
The braiding-relation was de୮ୢned to mimic the way valid correlation surfaces are locally
constructed, and in that context the concept of correlation equivalence (the operation)
was mentioned. The equivalence of correlation surfaces will be transformed in this section
into logical equivalence (the$ Boolean operation). For this, let a; b; c be three variables of
an arbitrary type. Assuming that par(a) = par(b)par(c), it follows that a  bc, but b  ac,
c  ac and abc  ;. These observations are based on the fact that each surface (represented
by the corresponding variable) is constructed using the two other surfaces (e.g. instead of
a the two surfaces b and c can be used), and the surface resulting af୴er combining the three
individual surfaces has always even parity (the set par(abc) = ;). Af୴er combining the three
individual surfaces, the result is expressed as ab:c  a:bc  :abc  :a:b:c = B(a; b; c).
Moreover, if c is always set to false, then a  b! a$ b, which is expressed as B(a; b; 0).
For the above reasons, in general, the x  Sn0 Vi relation (the union par(x) = par(Sn0 Vi)
of multiple surfaces Vi) will be formulated using the B-notation by introducing the tempo-
rary variablॶ Gi. These variables represent the linear combination of individual correlation
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surfaces from the TQC circuit (e.g. sheets formed at junctions).
B(x;V0;G0)B(G0;V1;G2) : : :B(Gi 2;Vn 1;Vn) forGi = Vi+1Vi+2 (5.10)
This section was showed that correlation equivalence between variables of arbitrary types
can be expressed using the B-notation. B-clauses will not always be interpreted as represent-
ing braids where two tubes interact with a sheet.
5.1.1 Jঞগঌঝ঒ঘগজ
The relations existing between sheets formed at junctions is supported by the B-notation,
too. In a bridged geometry the number of cycles existing in the associated graph equals the
number of sheets supported by the geometry. The geometry in Figure 4.12 is the support
of three sheets (S;R;T), where par(S) = par(R)par(T), and S  RT. Hence, any sheet
is expressed using the two other sheets. The correlation equivalence is formulated as logical
equivalence by B(S;R;T) = (:S R T) = S$ (R T). This property of three sheets
at a junction is helpful for showing that in a geometric description the sheets belong to the
same bridged geometry.
5.1.2 B-গঘঝঊঝ঒ঘগ ঊজ ঊ ঐছঊঙ঑
The CNF form of the Boolean expression representing a geometric description implied that
the B-notation is a canonical representation for TQC circuits. Constructing a valid corre-
lation surface (solving the CNF formed expression) requires searching for a variable assign-
ment using each B-clause as a condition that drives the search towards the ୮ୢnal variable val-
ues. From the perspective of Boolean implications, the way b and c are related depends on
the value of a, and these relations can be visualised using structures similar to implication
graphsTar72. In an implicaton graph, the literals are represented as nodes and directed edges
indicate the Boolean implications between the variables. A variable assignment is found by
tracking through the paths existing in the implication graphs.
A B-clause is a graph-cycle containig three nodes (a 3-cycle), and a graph representing the
complete canonical representation is constructed by appending further 3-cycles at the nodes
that are shared between the clauses. A simple 3-cycle is presented in Figure 5.2a. The graph-
nodes can have one of three possible values falways   true; always   false; true   falseg.
Searching for a variable assignment requires to associate values to the graph-nodes such that
the conditions existing in the 3-cycles are ful୮ୢlled. The true   false case is when a variable
can have any Boolean value, and this is the usual situation for a variable. The always   false
is used when the relation B(a; b; 0) exists, and, expressed as B(a; b; c)B(c; 0; 0) , results into
c = false and the node representing the variable cwill be always   false. The always   true
value of a node models exactly the linear equations construction of correlation surfaces,
where the search-constraints were appended as supplemental unit clauses containing the
corresponding input variable as a positive literal (see Section 4.5.7).
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The graph-edges represent Boolean equivalences between the variables associated to the
nodes, and for this reason the condition imposed by a 3-cycle on the values of the nodes can
be compared to a parity checker (a $ bc results in B(a; b; c)). If one assigns Boolean values
to all the nodes, in each 3-cycle only two or zero nodes will be allowed to be true. Another
analogy for this behaviour is that it emulates the valid assignments of a the B-clause, where
either one variable is false or all three are false.
For visualisation purposes, and to simplify the way identities are presented, in the follow-
ing sections the graph-representation and the B-notation will be used alternately.
5.1.3 Vঊছ঒ঊঋক঎জ
The previous discussion focused on the properties of the notation, showing that the nota-
tion works like a layer on the vast number of logical implications existing due to the braid-
ing relation. The graph representation was directly based on the underlying Boolean impli-
cations existing between the variables. Although variables were extensively used throughout
the previous sections, it was not entirely mentioned how these are introduced or removed.
From a Boolean perspective, the following observations will be straightforward, but in or-
der to maintain the analogies to circuit geometries, the e୭fects of the transformations will be
detailed.
Iগঝছঘ঍ঞঌ঒গঐ টঊছ঒ঊঋক঎জ
The braiding-relations were introduced to represent correlation surfaces and the variables
were de୮ୢned based on the graph-representation of the TQC geometric description. Vari-
ables will be introduced in the B-notation for performing operations on the abstracted
TQC circuit, and in general the variables express a transitivity of the surface construction.
A ୮ୢrst option for introducing a variable is to use the logical equivalence between an existing
variable a and the new variable x, resulting in the B-clause B(a; x; 0). When expressing the
correlation equivalence between more than 3 variables, the temporary variables used (seeGi
in Equation 5.10) were also introduced for achieving transitivity between the clauses.
Introducing variables can result in the construction of junctions, too. The S T in Equa-
tion 5.7 corresponds to a third variable, e.g. R, thus B(R; S;T) is formed. If the introduced
variable will represent a sheet, then a junction is formed having the two previous sheets as
components. The variable R is the linear combination of S and T, and its introduction ex-
presses the possible correlation equivalence existing between S and T (see Figure 5.2b).
R঎খঘট঒গঐ ঌকঊঞজ঎জ ঊগ঍ টঊছ঒ঊঋক঎জ
In the preceding example, variables were removed starting from their transitive role. The
notation is based on the conjuction of B-clauses and by removing variables the correspond-
ing clauses could be disregarded, too. In terms of the graph representation, the removal is
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(a) (b)
Figure 5.2: The graph representation of theB-notation: a) AB-clause is represented as three nodes connected by three
edges (top left), and there are four possibilities to represent the Boolean equivalences, where a single edge (dashed)
exists between the three nodes; b) Introducing the variableR usingB(R; S;T) generates another 3-cycle in the graph
already representingB(S; a; x) andB(T; x; b).
the inverse of operation of the one from Figure 5.2b, where variable Rwas introduced to ex-
press S  T. The removal of transitive variables will be analysed through two scenarios of
tubes and sheet interactions around braiding-points.
Figure 5.3: Correlation surface transitivities: a) Tube transitivity, where the tube x is existing between the sheets S
andT, and a correlation surface, that includes a but not b, is valid either if it is connected directly to S or toT by x; b)
Sheet transitivity, where the linear combination of the sheets S andT (ST) is correlation equivalent to the tube x, and a
correlation surface, that includes both a and b, is valid if it is connected to either ST or to x.
The tube transitivity (see Figure 5.3a) scenario takes place when a tube-variable is transi-
tive between two sheets, similar to when in a circuit’s geometry two braids share the same
tube (see Equation 5.6). The scenario is accompanied by the strong assumption x  ST,
stating that the tube x is correlation equivalent with the sheets S and T, which implies the
existence of B(S;T; x). It is also possible not to assume the x  ST equivalence, and this
will be later used for illustrating TQC circuit identities.
The sheet transitivity (see Figure 5.3b) scenario occurs when a sheet has a transitive role
between two other sheets, similar to the sheet constructions at junctions. At a junction, only
two out of three sheets need to be considered, because the third one is the linear combina-
tion of the other two. The third sheet-variable could be removed from the expression, while
the same conclusion was drawn to reduce the number of cycles considered from a bridged-
geometry (see Section 4.3.1).
A reconsideration of Equation 5.6 in conjunction with the two previous scenarios indi-
cates that Equation 5.7 can be rewritten as a single B-clause. In Equation 5.6 it was consid-
ered that x could be removed if only a single braiding-relation contains x. The circumstances
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will be detailed in the following paragraphs.
The removal of x can be executed in two ways. The ୮ୢrst option, according to tube-transitivity,
is to introduce the clause B(S;T; x), which will result into B(b; S; 0) and B(a;T; 0): the
outer tubes are logically equivalent to the neighbouring sheet. From the perspective of TQC
circuits, the tube x acts like a sheet, for it conditions the separate existence of a and b by
B(x; a; b). As a result, S and T are disregarded due to their equivalence to the a respectively b
tube, and the tube x is replaced with a new sheet-variable.
B(S; a; x)B(T; x; b)B(S;T; x)
= B(S; a; x)B(T; x; b)B(S;T; x)B(b; S; 0)
= B(Sb; a; x)B(T; x; Sb)B(a;T; 0)
= B(Sb;Ta; x)B(Ta; x; Sb)! B(x; a; b)
The second option uses a direct approach by introducing the sheet-variable R that joins
S;T into a junction (sheet-transitivity): the clause B(R; S;T) is appended. The tube-transitivity
used another supplemental clause which was interpreted as “the variable x represents the op-
tion of choosing between S and T”, and the ୮ୢnal step was to replace xwith a sheet-variable.
But this time, referring to Equation 5.10, the variables x; S and T have a transitive role, and
act as temporary variables being not present into other B-clauses. The variables ful୮ୢll a
purely transitive role and the ୮ୢnal form of Equation 5.6 is B(R; a; b).
Introducing and removing variables is visualised using 3-cycles for the B-notation. For
this particular example, Figure 5.2b illustrates how three 3-cycles (the initial three clauses)
can be abstracted to a single 3-cycle representing B(R; a; b). If one splits a B-clause into three
sub-clauses, the inverse operation will be performed, and three variables automatically intro-
duced. For the previous example these would be S;T and x.
Removing variables is comparable to the transitive reduction of a directed graphAGU72,
which is a of୴en used procedure during the pre-processing of CNF formulas that are submit-
ted to a SAT solver. Although the graphs of the B-notation are undirected, for this compar-
ison the edges can be decomposed into directed ones (see Figure 5.4a). The transitive closure
of a graphG is de୮ୢned as the smallest subgraphG0 ofG, such that there is a path from ver-
tex u to vertex v inG0, whenever there is a path from u to v inGAGU72. Through transitive
reduction of a graph, its closure can be computed, and for DAGs (directed acyclic graphs)
the transitive closure is unique, while graphs containing cycles do not have a unique clo-
sureAGU72. The graph from Figure 5.4 is cyclic, and the two possible closures are illustrated in
Figure 5.4b and Figure 5.4c.
A graph where no transitive reductions are possible is its own transitive closure, and such
graphs are sought during the correlation surface construction process (e.g. when variables
are removed). A correlation surface, de୮ୢned as the path connecting nodes from the B-graph,
is based on the transitive relations from graphs abstracting a circuit’s geometry. For exam-
In the following, underlined parts of the expressions are used to indicate transformations.
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Figure 5.4: The transitive closure of the 3-cycle: a) An undirected 3-cycle is transformed into a directed graph; b) A first
possible transitive reduction of the directed 3-cycle; c) The second possible transitive reduction; d,e,f) A 3-cycle where
two undirected edges were transformed into pairs of directed edges, and the transitive closures are equivalent to the
graphs from b) and c); g,h,i) The transitive closure of the graphs equals the graphs themselves.
ple, the directed 3-cycle from Figure 5.4f results if the construction of the tube a implies the
construction of sheet S, which in turn implies the construction of tube b.
The transitive closure of a 3-cycle having two undirected edges that were decomposed
into four directed edges (see Figures 5.4d,e,f) is equivalent to the transitive closures of the
graphs from Figure 5.4b,c. It results, that 3-cycles with two undirected edges are not valid
surface constructions: a single undirected edge is required. Nevertheless, the graphs from
Figures 5.4g,h,i are their own transitive closures, meaning that no further transitive reduc-
tions are possible, and no additional node transitivities exist.
Operations in the B-notation are visualised using graphs formed of 3-cycles, where in
each 3-cycle only one undirected edge exists, and that edge corresponds to the Boolean im-
plication between the variables represented as nodes. The properties of the B-notation, like
Equation 5.7, are thus expressing the operations such that the resulting graphs are not re-
ducible. Introducing variables increases the transitivity (number of paths) of the graph-
representation, whereas variable removal reduces the transitivity.
For the B-notation graphs there will be more than one possible transitive reduction,
meaning that a certain correlation surface could be constructed in di୭ferent ways. This ob-
servation is supported by the unrestricted construction of correlation surfaces. The method
presented in the previous chapter did not focus on the number of graph-nodes (for the
graph-representation of a TQC circuit) or on the number of variables (for the Boolean rep-
resentation).
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5.2 TQC ঌ঒ছঌঞ঒ঝ ঒঍঎গঝ঒ঝ঒঎জ
The TQC computational paradigm was introduced as a model of computing in an error-
corrected manner, where the cluster state is used as a computational resource, which is ex-
pected to be e୭୮ୢciently used. As a result, circuit identities that reduced the required dimen-
sions of the cluster state were investigated in the literature. The identities allowed the trans-
formation of the geometric descriptions without a୭fecting the implemented computation.
The initial identities were introduced by Raussendorf inRHG07 and had been the only ones
known until the bridging-rule (see Section 4.2) was enunciated. None of these identities
were proven in a compact formal manner. The Raussendorf identities were mentioned as
being correct af୴er listing all the correlation surfaces supported by the geometries supposed
to be equivalent, while the proof of the bridging-rule was textually presented.
This section uses the B-notation, its graph representation and the geometric descriptions
to present proofs of circuit identities in a compact way. A constructive approach is em-
ployed, by starting from basic identities which gradually serve to illustrate more complex
ones. In order to reduce the length of some of the proofs at certain times, only the geometric
description will be referred to.
5.2.1 T঑঎ গঘ-ঋছঊ঒঍
The ୮ୢrst circuit identity, the no-braid illustrated in Figure 5.5a, is similar to an axiom, and
showing its correctness is not possible through the B-notation. However, this identity can
be understood as a practical example for removing variables and clauses.
Some of the B-notation properties were deduced for arbitrary types of variables that ap-
peared in the B-clauses, and for those properties no assumptions were made about how
many times a variable appeared in a circuit’s Boolean expression. The target of the circuit
identity is to show that there are situations when the simpli୮ୢcation of geometries is done
by discarding trivial braids. A pattern for recognising such braids is the following: if a tube-
variable appears in a single B-clause, locally the geometry is similar to the one depicted in
Figure 5.5a where the tube x is involved in two braids on the same surface. The correspond-
ing clauses can be removed.
The proof proceeds without recursing to the introduction of variables, but in order to
show that the corresponding B(S; a; x) can be removed, the de୮ୢnition of surface parities (see
De୮ୢnition 2 and Proposition 3) are necessary.
Let P(x)  TQCC be the subset of cluster qubits involved in the parity par(x). But
P(x) is also a subset of P(S), thus let P(S0) = P(S) n P(x) resulting in par(S0) = par(Sx).
Furthermore, P(x) = P(a) \ P(S), thus P(S) [ P(a) = P(S0) [ P(a) results in par(Sa) =
par(S0a). The reason for introducing S0 is to decouple the de୮ୢnition of sheet S from from
the tubes a and x. The sheet S is a deformation of sheet S by the tube x (see Section 4.2), and
it follows that par(:Sax) = par(ax) and par(:S:a:x) = par(:a:x). As mentioned in
Section 4.2 by De୮ୢnition 14, the equality of the parities leads to the equivalence of surfaces,
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(a)
(b)
Figure 5.5: a) The no-braid circuit identity can be redrawn as a single tube that intersects a ring-sheet, and this construc-
tion can be repeated; b) The double-braiding identity, where the tube x can redrawn behind the green defect, and it does
not affect the existing braiding relations.
and, as a result:
B(S; x; a) = (S ^ a ^ :x) _ (S ^ :a ^ x) _ (:S ^ :a ^ :x) _ (:S ^ a ^ x)
= (S0 ^ a) _ (S0 ^ :a) _ (:a ^ :x) _ (a ^ x)
= S0 _ (a$ x) (5.11)
The logical disjunction _ from Equation 5.11 indicates that the existence of sheet S0 is in-
dependent of the two tubes a and x. This statement is equivalent to the braid being trivial.
Although a defect interacts with a sheet, the correlation surfaces at the braiding-point, due
to their equivalence, are constructed as if the braid did not exist.
The logical equivalence a $ b shows in the no-braid scenario the equivalence between
the expressions B(S; a; x)B(S; b; x) and B(S; ab; x). The last expression corresponds to the
geometric description from the middle of Figure 5.5a. As no-braids are trivial circuit con-
structions, it is possible to introduce an arbitrary number of no-braids into a geometric de-
scription without changing the performed computation, and a potential construction is
presented on the right side of Figure 5.5a.
5.2.2 Dঘঞঋক঎-ঋছঊ঒঍঒গঐ
One of the ୮ୢrst circuit identities presented inRHG07 (see Figure 5.5b) is the double mon-
odromy rule, which states that a defect braided twice around an opposite-type defect is
equivalent to the no-braid case. Each braid represents a CNOT between the qubits c and t,
and by using the quantum circuit formalism, this is easily proven by showing that CNOT(c; t)
CNOT(c; t) = I 
 I (CNOT = CNOTy). However, the identity will be proven using the
B-notation.
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Figure 5.6: Introducing double braids starts with the introduction of no-braids, and continues with the applicaiton of the
operation from Figure 5.1b.
It is possible to draw the initial geometry similarly to the no-braid from Figure 5.5a af୴er
using the property from Figure 5.1b and the double-braiding expression is
Ey = B(S; a; x)B(S; x; b) = B(S; x; a)B(S; x; b) (similar to Equation 5.4)
The expression Ey implies B(a; b; 0), meaning that a $ b, and af୴er replacing ab = y in
Equation 5.4, the ୮ୢnal expression, Ey = B(S; x; y), has an identical form to Equation 5.11.
The tube-variable x is not used in any other braid-expressions, and, as a result, the initial two
braids can be disregarded.
Double braids can be removed from the geometry, but these can also be introduced using
the B-notation. For this example, the tube awill have to be double-braided with the sheet S,
such that Swill be involved in two B-clauses. For this, assume that a is de୮ୢned between the
sheets P and Q such that the local canonical expression is B(P; ; a)B(Q; a; ) ( is used for
variables that are not of interest during this example). The supplemental variables x and b
are introduced using the no-braid relation, and the variable equivalence between a and b is
used in order to construct the ୮ୢnal geometry. The derivation of the geometric description
accompanying the Boolean expressions is presented in Figure 5.6.
B(P; ; a)B(Q; a; ) ! B(P; ; a)B(Q; a; )B(T; a; x) (Figure 5.6b)
! B(P; ; a)B(Q; a; )B(T; a; x)B(T; x; b) (Figure 5.6c)
= B(P; ; a)B(Q; a; )B(T; a; x)B(T; x; b)B(a; b; 0) (Figure 5.6d)
= B(P; ; a)B(Q; b; )B(T; a; x)B(T; x; b) (Figure 5.6e)
5.2.3 R঒গঐ ছঘঝঊঝ঒ঘগ
In order to show the no-braid relation, the Boolean formalism had to be supplemented with
the concept of the surface parities. The proof of circuit identities uses another TQC speci୮ୢc
behaviour: the construction of tube pairs in the presence of sheets. The outcome wil be
that, as long as a sheet is involved in only two braids and the tubes corresponding to the ring
are not involved in other braiding relations, the ring can be rotated (see Figure 5.7a).
The key idea is to show that the sheet acts like an intermediary between the tubes and has
a transitive role (sheet transitivity). For the lef୴-hand circuit, E1p is the canonical representa-
tion of the two braids, while the rotated ring generates E2p , and both expressions imply the
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(a) (b)
Figure 5.7: a) The ring rotation circuit identity; b) The graph representation of the rule.
(a)
(b)
Figure 5.8: a) The rotate ring circuit identity; b) The two rings circuit identity.
same relation between the tube-variables. The rotated ring introduces two supplemental
braids in the dual space (expression E2d), but the a୭fected sheets (P;Q) are logically equiva-
lent.
E1p = B(S1; a; b) ^ B(S1; c; d)! B(a; b; c d)
E2p = B(S2; a; c) ^ B(S2; b; d)! B(a; b; c d)
E2d = B(P; r; t) ^ B(Q; r; t) = B(PQ; r; t)! (P$ Q)
In the previous expressions, the sheets S1 and S2 are not logically or correlation equiv-
alent as they were previously described. From the tubes point of view the sheets result in
the same tube pairs being constructed. Figure 5.7b illustrates the ring rotation using the
graph-representation of the B-notation. The central graph-node S represents the function
a  b  c  d, while the same function is supported by the central node if the 3-cycles were
modi୮ୢed according to the rotated braiding-pattern.
5.2.4 Tঠঘ ছ঒গঐজ
A further circuit identity involves the presence of two consecutive rings surrounding the
same pair of defects. There are two possibilities to show that only one of the rings is in fact
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non-trivial, while the other one can be removed. Applying the ring rotation identity on
both rings, the geometry from Figure 5.8a is redrawn similar to Figure 5.8b , and, af୴er a sec-
ond rotation of the opposite type ring, the geometry will be identical to the right side in
Figure 5.8b. The proof will show that the sheet Q can be disregarded, thus decoupling the
ring from the geometry and highlighting the braids related to Q as trivial.
The B(Q; a; b)-relation is appended to the initial canonical expression Ep that involvesQ.
This is possible because of ab is correlation equivalent to S (ab  Q). Using Equation 5.4
it follows that Ep $ B(SQ; a; b) and S $ Q. The sheet Q is logically equivalent to S and
can be disregarded. A further implication of Ep is that S $ T, which is consistent with the
rotation of a single ring. Q is absorbed by S, the associated ring disappears, and the geometry
(af୴er applying a ring rotation again) will contain a single ring.
Ep = B(S; a; b)B(Q; a; c)B(Q; b; d)B(T; c; d)B(Q; a; b)
= B(SQ; a; b)B(SQ; a; c)B(SQ; b; d)B(T; c; d)
= B(SQ; a; b)B(T; c; d)(a$ d)(b$ c)
! B(SQ; ad; bc)B(T; ad; bc)
An equivalent approach to showing the identity is to start from the simpli୮ୢed assump-
tion that both S and T are involved in only one braid (for multiple braids the procedure is
the same). The geometry will resemble the one in Figure 5.3a. Af୴er using Equation 5.5 and
introducing the variable R to represent ST (R is the linear combination of the sheets S and
T, R  ST), the ୮ୢnal form of the expression is shortened. Because :R $ (S $ T), the
three B-clauses in the parantheses will indicate the no-braid situation, such that if one is in-
terested in a circuit that connects the tubes a and b, then the ୮ୢnal form of the expression will
be correct. The graph-representation of these equations is presented in Figure 5.2b, where
the 3-cycle at the top represents the new variable R.
Ep = B(S; a; x)B(T; x; b) = B(S; a; x)B(T; x; b)B(S T; a; b)
= B(R; a; b)(B(R; S;T)B(S; a; x)B(T; x; b))! B(R; a; b)
5.2.5 T঑঎ Rঊঞজজ঎গ঍ঘছএ-ছ঒গঐ
This circuit identityRHG07 shows that a ring, representing a logical qubit measurement, can
be removed from the geometric description, as long as the ring is surrounding a single pair of
opposite-type-defects, and is not braided with other defects. Assuming that the ring is dual,
it will de୮ୢne a primal surface S, and a dual tube r. The tube r is not braided with any other
surfaces and it will not appear in the canonical expression of the dual space. Hence, only the
removal of the sheet Swill have to be motivated.
The behaviour of the sheet has to mimic the two geometric caps appended for measuring
the pair of tubes in Figure 4.16a. The sheet is associated to a logical measurement, which im-
plies that either the tubes a; c are connected to S (i.e. a $ c) or the tubes b; d are connected
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Figure 5.9: The Raussendorf-ring rule. The horizontal segments at the end of the green defects imply that the logical
qubit is logically measured similarly to themeasurement pattern in Figure 4.16a.
(a) (b)
(c) (d)
Figure 5.10: The circuit bridge identity: a) A sketch of the identity; b) For two separate rings that are braidedwith the
sheetsA0 : : :An andB0 : : :Bn, respectively, two separator sheets S andT are introduced along the bridge; c) The
B-notation graph before searching for a correlation surface construction; d) The construction of a valid tube a0 can
either stop in the separator S, or be connected with a ring of all the bj tubes, if none of theBj sheets are considered.
(i.e. b $ d). In both cases, B(S; a; c)S(S; b; d)(a; c; 0) leads to (S; 0; 0). This is a situation
identical to the no-braid case.
As a result, having S = false and r not considered, the initial ring from the geometric
description is removed (if the circuit speci୮ୢcation considered it a logical measurement). The
conclusion is that, in general, single rings cannot be removed if their interpretation as circuit
elements is not known. The logical equivalence between tubes is enforced iff the rings are
always interpreted as logical measurements.
5.2.6 Bছ঒঍ঐ঒গঐ
The structure of closed defects arises in bridged-geometries (see Figure 5.10a), and it was
mentioned in Section 4.3.1 that only a reduced set of cycles in the structure is required for
correlation surface construction. The relationships existing in bridged-geometries between
their tubes and sheets is formally introduced in this section.
For the beginning, let two completely unbraided (disjoint) closed geometric structures
exist in the geometric description of a TQC circuit. Each of the two geometries may be
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braided with another geometries of the circuit, and not even by transitivity are the disjoint
structures interacting. For a circuit containing g geometric structures, let the birdging and
braiding interactions be signaled by the function inter : f1 : : : ng2 ! ftrue; falseg; i; j < n.
Two interacting components r; t are signaled by inter(r; t) = true; otherwise inter(r; t) =
false. The inter function is transitive inter(i; j) = inter(i; k)inter(k; j). In an arbitrary geom-
etry, for two un-bridged un-braided components r; t: interact(r; t) = false.
From the computational point of view, the underlying cluster, where the geometries were
mapped, supports two separate computations (one by each geometric structure). For simpli-
୮ୢcation purposes, each of the previous two geometries is considered a ring. Af୴er bridging
these two geometries, the result will be a bridged-geometry: inter(r; t) = true, where r = t
(bridging results in a single structure) and the circuit will consist of g   1 geometric struc-
tures.
The e୭fect of bridging on the two independent sheets is investigated. Each of the two
rings supported a sheet, and the resulting bridged-geometry supports three individual sheets:
one for each ring, and a sheet as the linear combination of the other two. This is the exact
situation to when sheets were constructed at junctions (see Section 4.3.1). From the sheet-
perspective, the resulting computation still supports the previous two disjoint computa-
tions, but also a combined computation (a maybe unwanted e୭fect). Accordingly, initially
there were two separate computations being executed, but, even though the bridged geom-
etry creates an impression of a single supported computation, the two computations are
actually performed, too.
The e୭fect on the construction of tubes remains to be investigated. In order to ensure
that the two geometries are still disjoint, two separator sheets (S and T) are introduced, as
in Figure 5.10b. The separators will ensure that, if the hypothetical tube a has to be con-
structed, then the separator S = true, and if b has to constructed, then T = true. Even if a
and b have to be constructed simultaneously (although the computations are disjoint); the
separator sheets will keep the computations disjoint (the tube x connecting the two sheets is
not of interest). This scenario is di୭ferent from the two rings circuit identity: in that one the
tubes a and bwere considered belonging to the same computation, and variable replacement
simpli୮ୢed the circuit.
The triviality of the separators is shown by placing them into no-braid scenarios. For the
geometries indiced by r and t, let ai denote the tubes constructed using r, and bj the tubes
from t. The parity of a closed defect structure is always even, and, as a result, all the tubes
associated with the given defect structure need to be connected. For example, for the r-th
structure with n tubes ai, the relation ai $ ai+1 for i 2 [0; n)with a0 = true has to hold.
The Et and Er expressions express the relation between the tubes of the r; t-geometries and
the complete set of sheets that are braided with these geometries. The Boolean expressions
represented as graphs will additionally contain the separator sheets S;T and the tube x be-
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Figure 5.11: The splitting rule takes a sheet and splits it intomultiple sheets connected by tubes forming junctions.
tween the separators (see Figure 5.10d).
Er =
n
i^=0
B(Ai; ai; ai+1); Et =^mj=0 B(Bj; bj; bj+1)
Let Sa:x denote the construction that guards against a being wrongly connected to the
tubes from the second geometry, thus making sure that is possible to consider the compu-
tations separately. If :Sax is considered, the no-braid relation arises if x $ b0, and, as a
result, all the sheets will not be enabled: Bj 1 $ Bj, B0 = false. The direct result is that
the separator S is not needed. A similar approach shows that the separator T becomes trivial,
too.
5.2.7 Sঙক঒ঝঝ঒গঐ
The circuit identity resulting through bridging tube-variables was described inFD12, and its
inverse operation, unbridging, is a direct result of separating geometries. There exists the
possibility to split closed geometric structures, where it is unknown if that structure was
previously bridged or intended for performing two or a single computation. Unbridging
assumes that bridging was performed in a previous step, whereas splitting does not require
this assumption.
In the following it will be shown how a geometric structure is split, as long as the result-
ing disjunct closed defect structures (e.g. r; t) are still interacting with each other (in the ter-
minology of last section, inter(r; t) = true). If the interaction is not performed through
tubes (the geometries are not bridged), it can be achieved through braids. An example of
such a circuit identity is presented in Figure 5.11.
Let the geometric description contain a single ring that is braided with n other sheetsAi
that could be enabled in any possible con୮ୢguration. The target of the discussed circuit iden-
tity is to show that a ring can be split into two separate rings, which interact through an
independent junction. Without a୭fecting the generality, let n = 3 (see expression E1). In
order to construct the junction, the variables x; S;T are introduced, accompanied by their
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B-clauses:
E1 = B(A0; a; b)B(A1; a; c)B(A2; b; c) (Figure 5.11a)
E2 = E1B(S; b; x)B(T; c; x)B(A2; S;T)
A correlation surface involving, for example, only the tube a could be required to be sup-
ported, and it is unsure if amay be allowed to be directly connected to x, and a separator
sheet Qwill be introduced. The sheet Q ensures that the tube-surface a is still supported
by the new geometry. A no-braid situation appears, due to surface equivalence, Q  xST
(par(xQST) is always even), where xST acts similar to the trivial tube from Figure 5.5a. The
situation is eliminated by disabling the sheet Q. Hence, as Q = false and B(Q; 0; 0), it is
implied that (a; x; 0) and x  ST, thus E4 is formed.
E3 = E2B(Q; a; x) (Figure 5.11b)
E4 = E3B(Q; 0; 0) = E3B(a; x; 0)B(A0; a; b)B(A1; a; c)
E5 = B(A0; a; b)B(A1; x; c)B(S; a; b)B(T; x; c)B(A2; S;T) (Figure 5.11c)
The result from Equation E5 can be interpreted as the way of constructing, for example,
the correlation surfaceA0aA1 by using the transitivity of the sheet ST, whereA2 = ST
represents the third sheet supported at the junction B(A2; S;T) (see Figure 5.3b. From the
perspective of x from E4, whenever it is true, the sheets S and T are either both enabled or
not at the same time, which leads to x$ :A2.
A0aA1 = A0a(SxT)A1(Equation E4, Figure 5.11b)
 A0a(ST)xA1 (Equation E5, Figure 5.11c)
As a conclusion, the two bridged rings can be unbridged, and the initial sheet is thus split
into separate sheets. Nonetheless, the sheets are not computationally disjunct: the newly
introduced junction o୭fers the required transitivity to construct all the previously supported
surfaces.
5.2.8 T঑঎ Rঊঞজজ঎গ঍ঘছএ-ঌঊঐ঎
The cage rule, named af୴er its e୭fect on the geometric description, was the central TQC cir-
cuit identity de୮ୢned inRHG07. The rule transforms a set of braids into a set of bridged-rings
around defects. Before presenting the proof of the identity, the example from Figure 5.12 is
useful to sketch how equivalent circuits are constructed. The initial circuit contains tubes
that are extended outside the ring, inRHG07 called legs. The circuit identity will be shown in
two parts: initially without the legs, and af୴erwards the legs will be connected to a single ge-
ometric structure. Without a୭fecting the generality, the same geometric descriptions from
Figure 5.12 is used: three braids on a sheet that are generated by a ring with legs.
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Figure 5.12: The Raussendorf-cage rule.
Figure 5.13: The decoupling of the legs from two tubes is illustrated using the geometric description. After inserting
two no-braids with the variables x; y, the geometry is rearranged such that the leg from a is moved to b, and then the
resulting pair of legs is unbridged by introducing the variable z.
The junction- and cage-construction part are shown using circuit-identities introduced
in the previous sections. Figure 5.12 illustrates the steps of the proof using the geometric
description. The ring is split into multiple sub-rings that interact through junctions, each
resulting ring is rotated, and then the rings are bridged.
For the second part of the circuit identity, the legs will be moved around the ring. This
is possible by introducing supplemental tube-variables. Connecting the legs a and b is ex-
pressed using the B-notation, by introducing twice a no-braid situation: B(S; a; x)B(S; x; y).
The equivalence a $ y implies that the geometric representation of the ୮ୢnal expression
resembles the situation where the leg a has moved to b.
B(S; a; b) = B(S; a; b)B(S; a; x)B(S; x; y) (Figure 5.13b)
= B(S; a; b)B(S; a; x)(x; b; 0)B(S; x; y) (Figure 5.13c)
= B(S; a; b)B(S; b; y)B(S; x; y) (Figure 5.13d)
= B(S; a; b)B(S; b; y) af୴er removing the no-braid (Figure 5.13e)
Having moved all the legs onto a common one, e.g. b, the resulting geometric structure
can be separated from the ring, by introducing the variable z $ b (see Figure 5.13f). Un-
bridging is enabled for the new defect (yz) consists of tube-variables equivalent to the initial
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tubes a; bwith legs. The procedure presented in Figure 5.13 performs the decoupling of the
legs z and y from the initial tubes a and b.
5.2.9 Cঘগঌকঞজ঒ঘগ
The existing TQC circuit identities could be proven using the B-notation. The properties of
the notation were used to reformulate the transitive relations existing between the clauses of
the Boolean expressions, and this approach was similar to the transitive reduction of graphs.
The initial circuit identities existing in the TQC literature have not been derived in a
constructive manner, and the previous attempts at showing their correctness have been
based on exhaustive enumerations of the supporting correlation surfaces. Using the B-
notation, some simple identities were used to construct more complex ones, and a proof
of the Raussendorf-cage rule was o୭fered. In the process of illustrating the identities a new
circuit identity was discovered, namely the splitting of surfaces. It is not known if splitting,
bridging and the Raussendorf identity are the only possible circuit identities, but for the
time being they represent the basis of the following TQC design algorithms.
5.3 Sঢগঝ঑঎জ঒জ ঘএ TQC ঌ঒ছঌঞ঒ঝজ
Circuit synthesis is the process of expressing a high-level description in form of a circuit that
consists of basic elements (logic gates). Automating this process by means of algorithms
is necessary in order to streamline the circuit design phase. In the context of TQC, circuit
synthesis refers to the automatic generation of geometric descriptions using the quantum
circuit formalism as an input. The work presented in this section was partialy described
inPDNP12 and consists of investigations of TQC circuit synthesis.
Universal quantum computations are in general performed using a reduced and discrete
set of quantum gates, whose direct application is compatible with the underlying encoding.
The TQC computational model is de୮ୢned using CNOT as the two-qubit entangling gate,
and single-qubit gates are applied via teleportations to a data qubit by utilising an ancilla
prepared in either the jAi or jYi state. The geometric description abstracts qubits initialised
into these states as injection points, and these belong to one of the sets IOt of the graph-
representation (see Section 4.1.7).
The problem statement is di୭ferent from the synthesis problem in the ୮ୢeld of reversible
circuits (Boolean circuits consisting of CNOT gates and other bijective gates). Reversible
circuit synthesis SPMH03,PHM04,SM13,GAJ06,WD09 takes either a high-level description or a gatelist of
a circuit as input, and calculates an (optimised) gatelist with an equivalent functionality. In
contrast, the presented algorithms generate a geometrical description, and no agressive op-
timisationsPF13,FD12 of the geometry are performed, although such operations could improve
the physical hardware requirements necessary for TQC.
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Figure 5.14: Equivalent representations of a CNOT in TQC.
5.3.1 T঑঎ CNOT ঐঊঝ঎ ঒গ TQC
CNOT gates are built in the TQCmodel by braiding defects of opposite type, and by def-
inition the dual defect is the control and the primal defect is the target. However, it is pos-
sible to construct a CNOT between defects of the same type by using four braids and three
logical qubits (pairs of defects), and this mechanism is illustrated in Figure 4.6a. Synthe-
sising TQC circuits, where the CNOT is an operation between qubits of the same type, is
a more straightforward approach, and equivalent representations of the gate will be inves-
tigated. TQC circuits are large networks of CNOT gates applied on a large set of qubits
initialised into a discrete set of quantum states (see Section 4.1.9). As a consequence, the
realisation of CNOTs is a key aspect during the synthesis.
There are four equivalent geometrical descriptions of the CNOT gate. By using the
Raussendorf-cage circuit identity, the initial description (Figure 4.6a) can be transformed
into the second one (see Figure 5.14a). The third representation is illustrated in Figure 5.15.
The validity of the fourth representation, not completely demonstrated inPDNP12, is formally
proven in this section using the properties of the B-notation from Section 5.1. This is shown
by starting from the braid-CNOT, where the dual ring is split (a junction is created), and the
two resulting dual rings are rotated.
There are three possible combinations of how the two dual rings encircle the defect pairs
joined at the junction (see Figures 5.14b,c,d). The con୮ୢgurations are equivalent if imple-
menting a CNOT, and, if any con୮ୢguration of the three is bridged, the result will be the
cage-CNOT. However, for the proof, the two rings will not be joined into a cage.
The validity of the braid CNOTwas already shown in Section 4.1.6. In the following, it
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is shown that a CNOT can also be constructed using a junction and a single ring. In Fig-
ure 5.14b, the upper pair of defects represents the control qubit, whereas the lower pair the
target qubit. This is expressed by the B-notation:
B(S; a; z)B(S; b; x)B(T; c; z)B(T; d; x)
The number of rings will be reduced af୴er investigating the correlations supported by
the geometry. An implementation of the CNOT stabiliser table requires constructing the
XcIt ! XcXt and IcXt ! IcXt correlation surfaces. Surfaces associated to the entries
ZcIt ! ZcIt IcZt ! ZcZt are a direct result of sheet constructions at junction (sheets
represent Z-correlations in the primal space).
The correlation transfer from both tubes associated to qubit defects has to be assured (see
Proposition 4), and theXI ! XX surface construction (tubes representX-correlations in
the primal space) requires that (a b)(cd)(z y). The reformulated canonical expression
is:
B(S T; a c; 0)B(S T; b d; 0)B(S; a; z)B(T; d; x)
The relation (a  c) $ (S  T) includes a contradiction of the a $ c relation that
was conditioned on the construction of the tubes: therefore (a $ c) $ (S $ T). This
result indicates that in order to constructXI ! XX, the sheets S and T have to be logically
equivalent (either both are enabled, or both are disabled). This behaviour is consistent with
the valid surfaces constructed af୴er visually inspecting the geometry: azc and bSzTd.
The construction of IX! IX is similar, as it is conditioned by (x y)(z y) = y xz.
The B(ab; x z; 0)will result to a$ b because of the xz condition, and B(cd; x z; 0)
will result to c $ d; thus B(S; ab; xz)B(T; cd; xz) results in B(S  T; ab  cd; 0) = B(S 
T; 0; 0) = S $ T. Once more, the logical equivalence between the sheets is consistent with
the surface constructions: y and xSTz.
The S $ T relation indicates that the two rings can be reduced to a single one placed
according to the geometry of the ring-CNOT. That particular ring is the linear combina-
tion of the previous two, and for implementing the CNOT gate in TQC no other relations
between rings surrounding the junction are required.
The geometric properties of the ring-CNOT recommend it for being used in the TQC
circuit synthesis method presented in this section. The procedure is applicable to other
CNOT versions with minimal modi୮ୢcations.
5.3.2 Sঢগঝ঑঎জ঒জ ঊকঐঘছ঒ঝ঑খজ
The synthesis of TQC circuits will be automated, and an important criteria when evaluating
the output is the area of the synthesised ୮ୢeld. The two algorithms presented and evaluated
in this section receive the set of gatesG as input, and output a field of CNOTs. The algo-
rithms were designed starting from the assumption that the geometrical description of the
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Qubit 1 Input
Qubit 2 Input
Qubit 2 Output
Qubit 1 Output
Control Input
Control Output
Target Output
Target Input
Qubit Input
Qubit Output
Qubit Input
Qubit Output
Figure 5.15: Compact topological representations of the identity gates and of the CNOT. Each encoded qubit is a pair of
defects which alwaysmaintain a fixed separation from all other defects (except at junction points). This maintains the
error correction strength of the code. The defect ring that encircles the CNOT is implicit in the 2D representation.
output is planar and will be consumed from the lef୴ to the right by the TQC hardware. The
୮ୢrst gate will be the lef୴-most in the ୮ୢeld, which is generated on a per-gate basis. The com-
putational complexity of the algorithms is linear in the number of gates.
T঑঎ এ঒঎ক঍ ঘএ CNOTজ
The algorithms use eight primitives (see Figure 5.15) to implement the CNOT and identity
gates. Both the 3D realisation and the two-dimensional representation of the primitives
are shown in the ୮ୢgure. The six primitives from Figure 5.15a,b perform the identity oper-
ation on one qubit, and the primitive in Figure 5.15c keeps two qubits unchanged (repre-
sented by horizontal and vertical pairs of defects). Although the two pairs of defects appear
to touch each other in the two-dimensional representation, in 3D these pass underneath
each other. From a 3D perspective, the CNOT (Figure 5.15d) has a discontinuous qubit rep-
resented as the target which is physically connected to the control. In two dimensions, the
control qubit is vertical and the target qubit is horizontal. The ring that encircles the junc-
tion within the CNOT is implicit within the 2D representation.
There is a direct mapping from the two-dimensional representation to a 3D geometrical
description, and assuming that for a computation the gates are placed on the same layer,
then the compact two-dimensional representation is adequate for representing arbitrary
circuits.
In the followingmulti-target CNOTs are used, and such gates de୮ୢned as the gate (c; t0; : : : tk)
having control c and targeting the qubits t0; : : : ; tk can be decomposed into a series of CNOTs:
(c; t0) : : : (c; tk). The ୮ୢeld of CNOTs is a matrix-like regular structure having the following
properties:
 the target qubits of each gate are located on the rows;
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Figure 5.16: A circuit and two possibilities to construct the corresponding fields
 the control qubit of each gate is located on the columns.
In 3D the planes supporting the qubits are parallel (see Figure 5.15) and this geometrical
property motivates the qubit arrangement.
The area of the ୮ୢeld depends on the width (number of columns) and the height (number
of rows), which in turn are in୯୳uenced by characteristics of the quantum computation, such
as number of gate and qubits. Throughout the following sections a distinction between
cluster (a 3D structure with ୮ୢxed depth) and two-dimensional ୮ୢeld will be made. The clus-
ter volume is linearly related to the ୮ୢeld area, and for analysing the e୭୮ୢciency of the synthesis
the ୮ୢeld area will be referred.
Two alternative two-dimensional ୮ୢelds implementing the 4-qubit, 3-CNOT circuit from
Figure 5.16a are shown in Figure 5.16b and 5.16c. Note that cn1 is a multi-target CNOT (it
has two targets) and is represented by two single-target CNOTs. The cn2 operation is imple-
mented on the second column of the ୮ୢeld: qubit q0 is transformed into a control for qubit
q3. Finally, cn3 is implemented on the third column. Positions not occupied by CNOTs im-
plement identities. The area is 3  3 = 9. The ୮ୢeld in Figure 5.16c implements the same
computation in a less e୭୮ୢcient way using 12 identity gates, and has an area of 8 6 = 48.
The equivalent volume (see Section 4.1.7) of the ring-CNOT is 16. Hence, each two-
dimensional cell in the CNOT ୮ୢeld (the intersection of a row and a column) requires in 3D
the volume of a ring-CNOT. For example the ୮ୢeld of area 48 occupies an equivalent volume
of 48 16.
In the following algorithm the control and targets functions are used for inferring the
qubits that act as controls or targets of the CNOT synthesised at a given timestep.
Uগঋঘঞগ঍঎঍ জঢগঝ঑঎জ঒জ
Algorithm 7 constructs the ୮ୢeld on a per-gate basis, and inserts qubits involved in the com-
putation as they are needed. If a target qubit does not exist in the circuit created so far, it
will be inserted on a row, and if a control qubit is needed, it will be inserted directly on a col-
umn. Also, if for a given gate that is currently synthesised, an existing target qubit is used as
a control, then the qubit will be moved to the next free column. An existing control qubit
needed as a target will be ୮ୢrst moved to the next free row, and then to the next free column.
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Algorithm 7 Unbounded: Moving the control downwards
1: Initialise an empty ୮ୢeld
2: Start with no qubits inserted in the ୮ୢeld
3: for all CNOT cn 2 G do
4: for all q 2 targets(cn) [ fcontrol(cn)g do
5: if q does not exist in the ୮ୢeld then
6: insert a row/column for q
7: else
8: move qubit q to the next free row
9: end if
10: end for
11: move all q 2 targets(cn) [ fcontrol(cn)g to the next free column
12: move control(cn) to the next free row using it as control for targets(cn)
13: end for
Algorithm 8 Bounded: Weaving of qubits
1: Compute jQj fromG
2: Initialise a ୮ୢeld with jQj+ 2 rows
3: Place each qubit qi 2 Q on the row i+ 1
4: for all CNOT cn 2 G do
5: Select the target qubit control(cn)
6: Transform control(cn) into a control qubit
7: Continue control(cn)while using it as a control for targets(cn): a) downwards to row
jQj + 1; b) to the right one column; c) upwards to row 0; d) to the right one column;
e) downwards to row control(cn) + 1.
8: Transform control(cn) back into a target qubit
9: end for
The ୮ୢelds generated by Algorithm 7 typically have the main diagonal occupied, leading
to a suboptimal area utilisation. With regard to the ୮ୢeld area, the worst-case scenario oc-
curs when the control of each gate was the control of the previous gate, and the number of
targets equals the maximum number of qubits: Aw1 = jGj2  (jQj   1) jQj.
Bঘঞগ঍঎঍ জঢগঝ঑঎জ঒জ
A second algorithm bounds the number of rows, and leads to a more e୭୮ୢcient and pre-
dictable placement of gates. The set of gatesG is analysed before the synthesis and the num-
ber of qubits jQj involved in the quantum computation is extracted.
When control(cn) is transformed into a control and back into a target, the control qubit
is moved from a row to a column and back, and, as a result, the output of Algorithm 8 re-
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Figure 5.17: A sample circuit used for the bounded and the unbounded synthesis.
sembles a fabric of qubits. The transformations are equivalent to the movements of a qubit
inside a TQC cluster (see Figure 5.15), and all the possible targets are a୭fected due to the con-
trol qubit movement pattern.
The algorithm requires two buffer rows (the highest and the lowest) to allow the control
qubit to change its direction from upwards to downwards, and/or the other way around.
While a complete movement of the control qubit occupiॶ three columns of the ୮ୢeld, the
worst-case area of the output ୮ୢeld will beAw2 = 3 (jQj + 2)  jGj. However, the area of
the output ୮ୢeld is improved by incorporating additional heuristics into the algorithm. For
example, information extracted from the set of targeted qubits could be used for the control
qubit movement. If, for a given CNOT cn, all the target qubits are placed above the control
qubit (8t 2 G; control(cn) > t), then the control will be only moved upwards in the ୮ୢeld.
The downwards movement is triggered when all the targets are placed below the control
(8t 2 G; control(cn) < t).
5.3.3 R঎জঞকঝজ
The presented algorithms were implemented, and using Figure 5.18 and Figure 5.19 the typi-
cal output ୮ୢelds generated by each algorithm can be visually compared. The quantum com-
putation for which the ୮ୢelds were synthesised is depicted in Figure 5.17: it is applied on 7
qubits, and consists of 10 CNOTs targeting maximum 4 qubits.
For the evaluation of the algorithms, randomly generated circuits consisting entirely of
CNOTs were used. The simulation results are presented in Table 5.1. The simulations were
parametrised for 10, 100, 1,000 and 10,000 gates operating on 10, 100 and 1,000 qubits. The
columnMT contains the value of the maximum size of targets(cn) per randomly gener-
ated CNOT, and the columns Columns and Rows contain the average number of rows and
columns obtained by the algorithms af୴er executing them 100 times for each combination
of simulation parameters. Algorithm 8 always generates a ୮ୢeld with jGj + 2 rows, therefore
column Rows has been omitted from the table. It can be observed that theMT parameter
is directly in୯୳uencing the average number of columns and rows obtained through Algo-
rithm 7, but the results of Algorithm 8 are not as strongly a୭fected.
The Red column contains the reduction obtained when utilising the bounded synthesis
instead of the unbounded algorithms. The unbounded algorithm can also perform better
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q
0
i q
0
o
q
1
i q
1
o
q
2
i q
2
o
q
3
i q
3
i
Figure 5.19: Output field of the bounded synthesis.
than the bounded algorithm (an example is shown in Figs. 5.16b and 5.16c). The simulation
results contain such a situation: circuits with 100 qubits and 10 CNOTs having a maximum
of 20 targets (see the highlighted entry in Table 5.1). In general, unbounded synthesis tends
to perform better for circuits with less gates and less targets per CNOT.
Overall, the average area of the ୮ୢelds synthesised by the unbounded algorithm is larger
compared to the average ୮ୢeld area obtained with the bounded synthesis. This e୭fect is par-
ticularly signi୮ୢcant for large circuits like the ones consisting of 10; 000 CNOTs.
The layout of the output ୮ୢelds is used as a criteria for comparing the algorithms. There
may be situations when a synthesised computation will be repeatedly used as a subroutine
of a larger computation. All input and output qubits are placed on the same row, and the
bounded algorithm will deliver better results, thus enabling a more convenient way of con-
necting subroutines.
There are situations, too, when the unbounded algorithm performs better then the bounded:
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for small circuits with a reduced maximum number of targets per CNOT. An example is of-
fered in Figure 5.16. Nevertheless, the deterministic functionality of the algorithms is an
advantage, and the area of the output ୮ୢeld can be computed beforehand.
5.3.4 Cঘগঌকঞজ঒ঘগ
A ୮ୢrst automatic synthesis method of TQC circuits was proposed and its implementation
was evaluated. Two deterministic synthesis algorithms were presented, and their perfor-
mance was analysed by comparing the areas of the output circuits. Both algorithms used
a novel geometric reprentation of the topological CNOT gate, and the correctness of the
gate has been proven using the original formalism developed in the previous sections of this
work.
The synthesis methods were based on the observation that TQC circuits consist of three
parts: an initialisation part where both circuit inputs and injection points are set up, a sec-
ond part consisting of a CNOT gate network, and a part where all the logical qubits are
measured. The representation allowed the abstraction of the CNOT subcircuit using a two-
dimensional ୮ୢeld of topological CNOT gate representations. Future work will focus on
investigating the feasibility of stacking the two-dimensional ୮ୢeld in 3D.
5.4 Vঊক঒঍ঊঝ঒ঘগ ঘএ TQC C঒ছঌঞ঒ঝজ
The primary goal of TQC circuit synthesis was to enable an automated procedure that not
only performs the required translation from a quantum circuit to a TQC circuit, but also
optimises the volume of these structures to ultimately reduce the physical resources needed
by the hardware. An example of an optimised circuit was presented in Figures 4.8a and
4.8b.
Validation of synthesised circuits is a necessity, because the synthesis sof୴ware may be
buggy or use incorrect compaction rules. Optimised circuits of୴en bare little resemblance
to their original geometric description, and need to be validated, too. Moreover, manually
performed circuit compaction destroys any validation results and a new validation round is
needed.
An automated validation method is required, as large topological circuits are complex ob-
jects, where the gatelist is di୭୮ୢcult to be extracted and unfeasible to verify manually. In this
section arbitrary geometric descriptions representing TQC circuits are considered for valida-
tion. The structures are not presumed to be synthesised by the algorithm from Section 5.3.1
and, hence, the geometries are not only 2D arrangements of CNOT gates. The methods
described in this section were partialy presented by the author inPDNP14b.
TQC circuits are speci୮ୢed using their geometric description and the stabiliser table that
should be supported. The geometric description references the set IO (see Section 4.1.9),
and the injection points set IJ. The validation of a TQC circuit will start from a circuit spec-
i୮ୢcation QCS = fST; IO; IJ;Mg, where ST is a stabiliser table andM is the ordered set of
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logical qubit measurements. Given an implementation QC, which is also mapped to a tu-
ple fST0; IO0; IJ0;M0g, the validation procedure establishes the circuit equivalence of both
descriptions (QC  QCS).
Logical qubits can contain injection points anywhere along the geometric structure, and
the target of validation is to check that, before the injection point will be measured, ev-
ery logical qubit is correctly stabilised. Otherwise the result of the rotated measurement
will be faulty, and the whole quantum computation is compromised. Assuming that the
number of injection points and their order of measurement is not changed, as it will di-
rectly a୭fect the computation being performed, this question is reduced to the equivalence
checking of the stabiliser circuit parts (ST  ST0), which has been previously investigated
inWGMD09,AG04.
However, checking the equivalence of a TQC geometric description against the speci୮ୢca-
tion QCS is more challenging because the geometrical description of a TQC circuit would
have to be translated to a stabiliser table. However, no such method is currently known. In
the following, di୭ferent validation approaches are outlined, which check if a given stabiliser
table (speci୮ୢcation) is supported by a circuit’s geometry (implementation).
There are at least two possible validation scenarios. The symbolic validation is a method
where each stabiliser entry from ST is constructed using the Boolean-expression-based ap-
proach (see Section 4.5.7). The cross-layer validation is a simulation based procedure of a
cluster where the geometric description of the TQC circuit was mapped. The cross-layer
scenario necessitates the construction of correlation surfaces, which also yields information
used for inspecting the measurement-correlations existing between the correlation surface
qubits.
5.4.1 Sঢখঋঘক঒ঌ টঊক঒঍ঊঝ঒ঘগ
The geometry of a TQC circuit is the support of various TQC computations. Recognising
a computation based on the geometry requires supplemental information, like the IO set
of inputs, or the location of the injection points. For example, the geometry of the braid-
CNOT (Figure 4.6a) is the same to the one used to encode using the repetition code. How-
ever, the di୭ference between the braid-CNOT and the encoding circuit is the set of inputs
and outputs. The CNOT has two inputs and two outputs, while the encoder assumes three
inputs (the unencoded qubit and two ancillae) and three outputs (the encoded qubit).
For validation, the ୮ୢrst criteria is to check that the geometry contains an equivalent set of
injection points as speci୮ୢed by QCS. The second validation step is to check the construction
of correlation surfaces representing the stabiliser transformations as enumerated in ST. A
geometry is valid according to ST if it supports all the entries from the stabiliser table. The
symbolic validation method (Algorithm 9) is the algorithmic description of the approach
sketched previously.
The algorithm receives a geometric description and a speci୮ୢcation as inputs, and tries
to construct a valid correlation surface for each stabiliser entry from ST. The validation is
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Algorithm 9 Symbolic validation
Require: Circuit TQC as a geometrical description and the speci୮ୢcation QCS
1: for all Stabiliser s from ST of QCS do
2: Compute for s the correlation surface CORS
3: if s = ; then
4: return TQC is NOT valid according to QCS
5: end if
6: end for
7: return TQC is valid according to QCS
successful (Line 7) if all the entries were constructed, otherwise the geometry is not valid
(Line 4).
5.4.2 Cছঘজজ-কঊঢ঎ছ টঊক঒঍ঊঝ঒ঘগ
The equivalence of a geometric description against a speci୮ୢcation QCS is checked by map-
ping the logical qubits to a cluster state and simulating the cluster. This a two step pro-
cedure. First, the geometrical description is mapped to an unmeasured cluster (see Sec-
tion 4.5). In the second step, for every entry of the stabiliser table ST from the speci୮ୢcation,
the topological computation in the cluster is simulated using a (stabiliser) quantum circuit
simulator. Note that the simulated geometry is largely given by the shapes of the logical
qubits which are independent from the processed ST entry. The ST entries determine only
the initialisation and measurement parts of the logical qubits (see Figure 4.16a).
The cross-validation, expressed as Algorithm 10, starts by mapping the geometry to a clus-
ter (Lines 1, 2). The set TQCC is speci୮ୢed as a ୮ୢnite set of associated coordinates of physical
qubits, that are marked for measurement in theX- or Z-basis and initialisation into j+i,
jAi or jYi. The 3D-coordinates correspond to the lattice geometry presented in Figure 4.4.
TQCC = f(x; y; z)j x; y; z 2 N;meas(x; y; z) 2 fX;Zg; init(x; y; z) 2 STATESg
STATES = fj+i ; jAi ; jYig
The mapping of defect geometries to the 3D lattice takes an initial cluster TQCC, where
no measurements were marked, and updates it: Z-basis measurements for defect-internal
physical qubits, andX-basis measurements for all others. Injection points (physical qubits
initialised into jAi or jYi) are measured in theX-basis.
In the absence of errors (which is assumed during the validation of circuit functionality)y
the topology of the 3D-cluster guarantees that the measurement parity of all the unit-cell
face-qubits is even (see Section 4.2). The existence of the logical stabiliser support is proven
yThe cluster measurement outputs of this method can be used to investigate the effects of physical qubit
errors and their e୭fect on the correlation surfaces.
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by computing the parity of a correlation surface, as even parity indicates that the stabiliser is
correctly constructed using physical-cluster qubits.
During the validation injection points do not need to be explicitly considered, and with-
out a୭fecting the correctness of the method, these are initialised into the j+i state. By re-
interpreting the injection points, the TQCC set is transformed into the TQCC+ set from
Line 2:
TQCC+ = f(x; y; z)jx; y; z 2 N;meas(x; y; z) 2 fX;Zg; init(x; y; z) 2 fj+igg
Similarly to classical circuits where input and output pins are used for the inputs and out-
puts of the circuit, Pin  TQCC is a set of lattice coordinates of the physical qubits used for
initialising the logical qubits. The same applies for physical qubits used for logical measure-
ment. These are used to read the information from the TQC circuit; their coordinates are
contained in the set Pout  TQCC representing the output pins. The physical qubits from
both sets are marked for eitherX- or Z-basis measurement, in order to respect the defect ge-
ometries from Figure 4.16a (Line 3). Cluster injection points are elements of Pout. Circuit
simulation is performed for each logical stabiliser speci୮ୢed in ST, and the Pin and Pout sets
will be constructed accordingly. A mapped cluster supports a logical stabiliser if the correla-
tion surface that connects the corresponding input and output pins has even parity (Lines
19, 23).
In order to check the existence of all the logical stabilisers speci୮ୢed in ST, the validation
method checks each entry in the table sequentially (Lines 4 – 23), similarly to the valida-
tion by construction. Depending on the logical stabiliser to be checked, the injection point
coordinate will be marked in TQCC+ (Line 7) with either anX-basis measurement (if the
logical qubit should be stabilised by logical-X) or with a Z-measurement (if the logical qubit
should be stabilised by logical-Z).
The support of a logical stabiliser is checked twofold: ୮ୢrst by construction and then by
simulations of the cluster. Each simulation involves multiple steps. The ୮ୢrst step is to com-
pute the correlation surface of the investigated stabiliser using the approach described in
Section 4.5 (Line 8). A correlation surface connects the input to the output pins only for
the logical qubits referenced by the stabiliser. In the second step all the physical qubits are
measured according to their information from TQCC+. In a third step, the existence of the
stabiliser is determined based on the parity of the correlation surface (Lines 10 – 18). The
error-correction is neglected, as it does not manifest itself in the validation of the speci୮ୢca-
tion QC = fST; IJ;Mg.
The measurements performed during the second step are done in an arbitrary order, and
a layered approach is adopted: one of the three dimensions of the cluster is de୮ୢned to be
the temporal axis. In a cluster of sizem  n  t, the memory requirements are reduced
by instead simulating a physical lattice of t   1 layer pairs withm  n  2 qubits of the
cluster dynamically. Each layer pair (Line 13) consists of two cross-sections of the cluster (e.g.
Figure 4.1a). Layer i contains all physical qubits with t-coordinate equal to i.
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Algorithm 10 Cross-level Validation
Require: Circuit TQC as a geometrical description and the speci୮ୢcation QCS
1: Compute TQCC starting from the geometry of TQC
2: Compute TQCC+ from TQCC by marking injection points as j+i initialised
3: Compute Pqin;P
q
out  TQCC+
4: for all stabiliser s from ST of QCS do
5: SIMTQC TQCC+
6: for all Logical qubit q stabilised by s do
7: Mark in SIMTQC at coord 2 Pqin;Pqout the geometric patterns for initialisation and
measurement of q according to s
8: Compute for s the correlation surface CORS
9: end for
10: parity 1
11: Construct layer l0 of SIMTQC
12: for all Layer li of SIMTQC, i > 0 do
13: Construct li and Entangle with li 1
14: for all Cluster qubits cq in li 1, cq 2 CORS do
15: ev measure cq inX-basis
16: parity = parity ev
17: end for
18: end for
19: if parity =  1 then
20: return TQC is NOT valid according to QCS
21: end if
22: end for
23: return TQC is valid according to QCS
In the i-th simulation run (i = 0; : : : ; t   1), layers i and i + 1 are considered. The
୮ୢrst simulation run considers only qubits from layers 1 and 2 with all connections between
these layers. However,X and Zmeasurements are only performed on qubits with the t-
coordinate 1. In the second simulation run, the qubits from the second layer, which retain
their states from the ୮ୢrst simulation run, are entangled with (hitherto unconsidered) qubits
from layer 3 (initialised to j+i) according to the unit-cell structure that is used throughout
the completem  n  t cluster. Only second-layer qubits are measured, which in୯୳uences
the entangled third-layer qubits. This process is continued until the qubits of the ୮ୢnal layer
t are measured.
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Figure 5.20: Simulation times after choosing different temporal axes.
5.4.3 R঎জঞকঝজ
The practicality of the validation procedures is dictated by the size of the stabiliser table ST
and the construction of each correlation surface. Checking a complete stabiliser truth table
STwill require between 1 and jSTj surfaces to be constructed.
Cছঘজজ-কঊঢ঎ছ টঊক঒঍ঊঝ঒ঘগ
To evaluate the performance and the scalability of the cross-layer validation procedure the
quantum circuit simulator CHPAG04 was integrated for the cluster simulation step. TQC
circuits consisting of logical CNOT gates acting on logical qubits were considered. Their
sizes are expressed as an equivalent volumeFD12, a quantity that measures the volume of a
topological structure compared to a set of independent regularly stacked logical CNOT
gates. The results indicate that TQC circuits are feasible to simulate, and thus to validate.
Average simulation times for one pair of layers in such circuits are reported in Figure 5.21.
For example, the number of physical qubits required to be simultaneously simulated for the
circuit having the equivalent volume of three CNOT gates was 1,462, and this number was
84,052 for the equivalent volume of 243 CNOT gates. The results suggest that even large
and complex topological quantum circuits can be cross-validated in reasonable time.
The selection of one of the three axes in the cluster as the temporal axis is arbitrary, which
provides an additional degree of freedom for the validation. The complete computation is
con୮ୢned to a 3D volume where the three edges may have di୭ferent lengths. Selecting a short
edge as the temporal axis will result in relatively small number of relatively large simula-
tion instances, while selecting a long edge will require more simulations with less qubits per
simulation. Note that the simulated functionality is identical for both options. Figure 5.20
compares the run times for these possibilities. The simulation is orders of magnitude faster
when the longest edge is selected, and this is not surprising as the measurement of stabilisers
is of quadratic complexity in the number of qubits. Considering less qubits per simulation
instance outweighs the higher number of simulation runs.
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Figure 5.21: Average simulation times for pairs of layers.
Sঢখঋঘক঒ঌ টঊক঒঍ঊঝ঒ঘগ
This validation method was prototypically implemented using Java and sat4jLBP+10 as a
backend SAT-solver, and for visualisation purposes jreality was chosenWGB+09. A SAT-solver
was preferred (although the problem is XORSAT) because some solvers include optimised
mechanisms for reducing the CNF formula and for solving XORSAT. A further reason is
that the solvers allow extensions of the B-notation that transform the validation problem
into a pure SAT instance. The target of the simulations was to verify the correctness of the
approach and not its performance. The scalability and speed of validation were secondary as
sat4j is a Java implementation.
For example, the results of validating the Y-state distillation circuit are presented in Fig-
ure 5.22. The successful construction of each entry from the stabiliser Table 4.2 indicates the
correctness of the circuit (see Line 7 in Algorithm 9). Following the discussion from Sec-
tion 4.3.2 concluded in Proposition 4, there may be multiple valid surface constructions.
Therefore, the result ୮ୢgures contain, when possible, two equivalent correlation surfaces (e.g.
Figure 5.23).
In Figure 5.22 the yellow segments represent the primal defects, and the blue segments the
dual defects. The grey dots on the segments illustrate the injection points named fR;O;Y
;G;B;V; Ig together with the output point out. The thick green segments represent tubes
and the red rectangles sheets resulting af୴er constructing a correlation surface. The text in
the parantheses af୴er the name of the injection points (e.g. Y(S) or out(T) ) indicate that a
particular point should be included on a Tube or Sheet. For each entry in the stabiliser table
of the circuit the ୮ୢgure contains two possible constructions of the correlation surfaces, ex-
cept for the top right panel which represents the sheet containing the points fR;O;V;Gg.
The failed validation of an incorrect circuit is signaled by the impossibility of construct-
ing at least one of the correlation surfaces from the stabiliser speci୮ୢcation. For example, a
faulty ring-CNOT could have the dual ring missing and the circuit will be similar to the one
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from Figure 4.18. The correlation surface connecting the input target to the output target,
corresponding to the stabiliser transformation IX ! IX, cannot be constructed, and the
circuit is not a valid CNOT (see Line 4 in Algorithm 9).
Figure out R O Y G B I V
Figure 5.23 X X X X
Figure 5.24 X X X X
Figure 5.25 X X X X
Figure 5.26 Z Z Z Z
Figure 5.27 X X X X
Figure 5.28 Z Z Z Z
Figure 5.29 Z Z Z Z
Figure 5.30 Z Z Z Z
Figure 5.22: The geometry and stabilizer table for the Y-state distillation circuit.
5.4.4 Cঘগঌকঞজ঒ঘগ
This section focused on both the simulation-based (cross-layer) and the symbolic veri୮ୢca-
tion of TQC circuits. The validation procedures compared an instance of TQC circuit with
the circuit speci୮ୢcation. The same observation from Section 5.3.1 was used: an arbitrary
TQC circuit can be decomposed into fault-tolerant primitives where the resulting circuit
contains a layer of injection points, a large network of CNOT gates, and an adaptive mea-
surement layer. This observation led to the circuit speci୮ୢcation to reference the stabiliser
table of the CNOT subcircuit. Moreover, due to the di୭୮ୢculty of translating a circuit’s geo-
metric description into a stabiliser circuit, the veri୮ୢcation problem was mapped to the prob-
lem of constructing correlation surfaces.
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Table 5.1: Unbounded and Bounded Synthesis Results
jQj jGjMT Unbounded Synthesis Bounded Synthesis RedRows Cols Area Cols Area
10 10 2 18 13 2.7e+02 17 1.9e+02 1.42e+00
10 10 5 33 19 6.2e+02 18 2.1e+02 2.95e+00
10 10 9 57 30 1.7e+03 19 2.2e+02 7.73e+00
10 100 2 222 160 3.6e+04 159 1.9e+03 1.89e+01
10 100 5 381 238 9.0e+04 171 2.1e+03 4.29e+01
10 100 9 589 341 2.0e+05 179 2.2e+03 9.09e+01
10 1,000 2 2,292 1,645 3.8e+06 1,587 1.9e+04 2.00e+02
10 1,000 5 3,832 2,413 9.3e+06 1,710 2.1e+04 4.43e+02
10 1,000 9 5,887 3,440 2.0e+07 1,786 2.1e+04 9.52e+02
10 10,000 2 22,780 16,389 3.7e+08 15,832 1.9e+05 1.95e+03
10 10,000 5 38,512 24,254 9.3e+08 17,102 2.1e+05 4.43e+03
10 10,000 9 59,140 34,567 2.0e+09 17,855 2.1e+05 9.52e+03
100 10 20 88 20 1.8e+03 20 2.0e+03 9.00e-01
100 10 50 234 77 1.8e+04 20 2.1e+03 8.57e+00
100 10 99 473 194 9.2e+04 20 2.1e+03 4.38e+01
100 100 20 1,104 561 6.2e+05 188 2.0e+04 3.10e+01
100 100 50 2,559 1,284 3.3e+06 194 2.0e+04 1.65e+02
100 100 99 5,067 2,535 1.3e+07 196 2.0e+04 6.50e+02
100 1,000 20 11,391 6,154 7.0e+07 1,868 1.9e+05 3.68e+02
100 1,000 50 26,425 13,666 3.6e+08 1,930 1.9e+05 1.89e+03
100 1,000 99 50,928 25,916 1.3e+09 1,959 2.0e+05 6.50e+03
100 10,000 20 114,003 61,960 7.1e+09 18,676 1.9e+06 3.74e+03
100 10,000 50 264,204 137,056 3.6e+10 19,294 2.0e+06 1.80e+04
100 10,000 99 509,695 259,799 1.3e+11 19,577 2.0e+06 6.50e+04
1,000 10 200 806 88 7.1e+04 21 2.1e+04 3.38e+00
1,000 10 500 2,183 629 1.4e+06 21 2.1e+04 6.67e+01
1,000 10 999 4,541 1,778 8.1e+06 21 2.1e+04 3.86e+02
1,000 100 200 9,781 4,450 4.4e+07 198 2.0e+05 2.20e+02
1,000 100 500 24,787 11,947 3.0e+08 200 2.0e+05 1.50e+03
1,000 100 999 50,039 24,572 1.2e+09 200 2.0e+05 6.00e+03
1,000 1,000 200 100,963 50,491 5.1e+09 1,976 2.0e+06 2.55e+03
1,000 1,000 500 249,909 124,959 3.1e+10 1,990 2.0e+06 1.55e+04
1,000 1,000 999 499,209 249,607 1.3e+11 1,994 2.0e+06 6.50e+04
1,000 10,000 200 1,015,910 512,465 5.2e+11 19,756 2.0e+07 2.60e+04
1,000 10,000 500 2,514,665 1,261,836 3.2e+12 19,886 2.0e+07 1.60e+05
1,000 10,000 999 5,001,083 2,505,044 1.3e+13 19,936 2.0e+07 6.50e+05
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Figure 5.23: The correlation surfaceXoutXYXBXI.
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Figure 5.24: The correlation surfaceXRXYXBXV.
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Figure 5.25: The correlation surfaceXOXYXIXV.
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Figure 5.26: The correlation surfaceZoutZRZOZY.
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Figure 5.27: The correlation surfaceXGXBXIXV.
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Figure 5.28: The correlation surfaceZOZYZGZB.
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Figure 5.29: The correlation surfaceZRZYZGZI.
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Figure 5.30: The correlation surfaceZRZOZGZV.
This section showed that the complexity of the validation methods is linear in the size of
the stabiliser table, and the complexity of each correlation surface construction is polyno-
mial. Note that only the stabiliser part of the circuit is considered, and the procedures do
not imply that a quantum circuit is simulated in polynomial time, but that some of its prop-
erties are easily checked. Furthermore, the decomposition of a TQC circuit shows that there
is an exponential number of measurement con୮ୢgurations.
Future work will investigate the automatic translation of arbitrary geometric descriptions
into the quantum circuit formalism. The ୮ୢrst steps towards this goal will focus on the auto-
matic extraction of circuit properties from geometric descriptions.
5.5 Sঞখখঊছঢ
The previous chapter introduced TQC and an extensive analysis of correlation surfaces al-
lowed the Boolean representation to be formulated. This chapter augmented those concepts
and introduced the B-notation to formalise the relationships between the elements of cor-
relation surfaces. Its properties were investigated and illustrated from both a Boolean and a
graph perspective, and this allowed the introduction of a systematic approach towards the
validation of circuit identities.
Some simple circuit identities used as the basis of more complex identities supported, for
the ୮ୢrst time, a better formulation of inherent TQC circuit aspects. Existing circuit iden-
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tities were proven using the B-notation, and the splitting of sheets was also introduced for
the ୮ୢrst time. This was subsequently employed to show that the Raussendorf cage circuit
identity is structurally equivalent to splitting and tube rotations.
The chapter contributed to the TQC state of the art by introducing TQC circuit syn-
thesis and formalising the validation procedure using correlation surfaces. The correctness
of the synthesis method was shown using the introduced formalism. The presented results
consist of simulation results and their visualisation, which allow an intuitive inspection.
Future work will concentrate on building an algebra of circuit identities to be used for
complex automatic compaction and veri୮ୢcation. This will enable large scale integration of
TQC circuits and could illustrate the existence of practical quantum circuit design methods.
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6
Conclusion
R঎ক঒ঊঋক঎ চঞঊগঝঞখ ঌ঒ছঌঞ঒ঝজ ঊছ঎ ঋঞ঒ক঍঒গঐ ঋকঘঌঔজ of scalable quantum computers.
The advent of quantum computing and the re୮ୢnement of both quantum computing archi-
tectures and quantum error correcting codes motivated the investigation of novel automatic
design methods devised speci୮ୢcally for reliable circuits. The presented results aggregate the
୮ୢndings of analysing quantum circuits from two perspectives: their probabilistic behaviour
and their topological properties.
The applied design ୯୳ow is similar to the one of classical circuits, and the main di୭ference
lies in the challenges posed by quantum circuits. Starting from circuit speci୮ୢcation and end-
ing at implementation, the synthesis, optimisation, veri୮ୢcation and validation steps can be
executed in a loop that feedbacks information from one step to a previous one. The target
of the complete process is to have circuits that are cost e୭୮ୢcient and correct. Thus, the cen-
tral concept in the thesis’ methodology was the circuit speci୮ୢcation, which was de୮ୢned, for
the probabilistic approach, as a list of gates from an universal gate set, while for the topo-
logical approach the speci୮ୢcation was similar to a truth table. The circuit speci୮ୢcation was
the point of reference by which a circuit under test was considered correct or not. Faults ex-
isting in the circuits were either missing gates from the gatelist speci୮ୢcations or topological
operations that could have resulted in the truth table being negatively a୭fected.
The ୮ୢrst part of the thesis de୮ୢned probabilistic circuits as a computational model where
inputs are associated to outputs by some probability. The probabilities are either equal
among all the outputs, as in the case of teleportation based fault-tolerant quantum circuit
implementations, or distributed according to some properties of the circuit’s state before
measurement. The later situation is the case for stochastic and generic quantum circuits.
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The similarity between stochastic and quantum circuits relies in the output probabilities be-
ing approximated by repeated executions of the same circuit. For the ୮ୢrst time, this similar-
ity was used for formulating the simulation of quantum circuits using stochastic computing
and for introducing new testing and diagnosis methods of quantum circuits.
The approximate simulation of quantum circuits increased the applicability of stochastic
computing, and showed the practicality of the proof-of-principle mechanism. Compared to
classical circuits used for the simulation, it was possible to reduce the stochastic circuit’s gate
count by a constant factor. However, the gate count is dominated by the exponential over-
head originating from the high dimensionality of a quantum computation’s Hilbert space.
The results indicated that future work will focus on more compact state representations
that can be easily mapped to stochastic computing elements.
Quantum state and process tomography were replaced in this work by tomographic test-
ing and diagnosis of quantum circuits. Tomography attempts to reconstruct a quantum
state starting from the approximated output probabilities. The measurement of an un-
known quantum state determines the observable output, and quantum computations are
reversible until the outputs are read out. Due to the resemblences between a quantum cir-
cuit and a black box, tomography is the process of inferring the contents of the box. Once
more, the high dimensionality of the Hilbert space is the source of the exponential com-
putational complexity required by the tomographic approaches. The proposed validation
methods circumvent this issue af୴er assuming that the quantum circuit is expressed from
a discrete set of quantum gates (the lef୴-right modi୮ୢer technique), and that the circuit ex-
pressed as a black box can be broken into multiple sub-boxes (the slicing mechanism). The
practicality of the methods is illustrated by the simulation results, but the curse of dimen-
sionality is still limiting the applicability of the methods for very large scale quantum com-
putations.
The second part of the work presented the ୮ୢrst systematic approaches towards the vali-
dation of topological quantum circuits. The topological properties of a circuit refer to in-
variants of a circuit’s geometric description when mapped to a particular type of quantum
error correcting codes. At ୮ୢrst sight, the underlying code enables a straightforward repre-
sentation of the computations, but the geometry becomes di୭୮ୢcult to be interpreted when
non-trivially deformed. Previous work recognised the need to reduce the implementation
cost of a topological circuit by minimising the geometric description volume. However, no
solutions have been known for an automatically correct circuit compacti୮ୢcation, and no
algorithmic formalism has existed for the validation of already compacti୮ୢed circuits.
The proposed methodology was introduced stepwise. First the geometric description
was mapped to a set of architecture agnostic hardware commands. During this step, spe-
ci୮ୢc properties of the geometry were computed, being used in a second step to represent the
circuit’s geometry by an original notation. The notation enables a semi-formal veri୮ୢcation
method (see Section 1.2) based on a canonical representation abstracting the circuit layout.
As the notation captures the state transformations performed by the circuit, this allows solv-
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ing circuit validation by enumerating supported transformations. The direct e୭fect was a
method with a reduced computational complexity. A further use of the introduced nota-
tion was to prove the correctness of geometric description derivations. Finally, a cross-layer
validation procedure was developed. The method has the advantage that it supports check-
ing the properties of the underlying QECC.
6.1 Cছ঒ঝ঒চঞ঎
Large scale quantum computing will be of industrial practicality when the number and rel-
evance of applications outweigh the long term engineering challenges. There are almost no
borders between the domains that generate the engineering challenges fo quantum comput-
ing, and a comprehensive understanding of a majority of the aspects connected to this ୮ୢeld
of research is necessary. This work resulted in an interdisciplinary approach.
The topic of reliable quantum circuits has still not been exhaustively explored, and there
may be future developments that will change the directions of current research. There
are opinions that question the correctness of the theoretical assumptions underlying the
fault-tolerance in quantum computingLB13,Ali13, and indicate that it could well happen that a
large quantum computer will have practical capabilities equivalent to a classical analog ma-
chineAli13. Moreover, there has also been argued that not all the properties of the topological
codes can be achieved. The opposite position towards reliable quantum computing is more
optimistic, and includes the view that, if a quantum computer were ever built, there would
be a high probability to be a topological oneFG09.
This thesis tries to stay equidistant between the optimistic and pessimistic viewpoints,
and the presented methods show that there are interesting research problems to be an-
swered, even if quantum computing would be seriously ୯୳awed. The perspective that com-
putations can be performed by braids is intriguing as it is a more visual abstraction com-
pared to Boolean functions. It has the potential to also generate completely new computing
architectures. There are therefore chances of extending the veri୮ୢcation of topological quan-
tum circuits to the abstract computations with knots.
The initial enthusiasm for quantum computing was reduced for a period because of the
technical di୭୮ୢculties encountered, and the community started considering the problem of
quantum simulationTra12,CZ12. A quantum simulator (not to be confused with quantum cir-
cuit simulation sof୴ware) would be a machine (hardware) that could imitate any quantum
systemFey82, and such a device would be as di୭୮ୢcult to build as a quantum computerCZ12.
However, a simulator would be a more specialised device, used for investigating current
problems that are di୭୮ୢcult to investigate using a classical computer. Instead of focusing on
the complete description of the simulated system (computation), only some properties are
analysed, and a quantum simulator would not be as exact as a quantum computerCZ12. A
quantum simulator is expected to be more robust against imperfections than a quantum
computerCZ12. The use of QECC would not be necessary, and if the arguments against error
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correction were valid, a simulator would be an uncorrected quantum computer. The pro-
posed design methods, especially the ones related to probabilistic circuits, would therefore
be valid for the situation of simulators.
6.2 Fঞঝঞছ঎ ঠঘছঔ
A number of open problems has to be solved for quantum computing to become a reality,
and many of the problems are related to the design of reliable quantum circuits. For com-
putations described using the quantum circuit formalism, it would be advantageous to have
a canonical representation of fault-tolerant elements. Such a representation will have to be
୯୳exible in the sense that new insights regarding fault-tolerance should be easy to introduce.
The representation would be similar to the canonical form of stabiliser circuits established
inAG04, where the circuit consists of and 11-round sequence of Hadamard, Phase and CNOT
gates (H-C-P-C-P-C-H-P-C-P-C). Furthermore, the representation has to be architecture-
agnostic in order to be relevant on the long-term, and must support only the CNOT gate
and a reduced set of input/output initialisations/measurements in a comparable manner to
how TQC is de୮ୢned. The practicality of techniques operating on a canonical representation
would consist in the standardisation of veri୮ୢcation and possibly in the better understand-
ing of circuit optimality. Future work will look into a more complete understanding of the
TQC circuit geometry and possible circuit identities.
A more extensive comparison between analog computing (with its alike digital stochastic
counterpart) and quantum computing is a further topic of future work. The resemblances
as well as the di୭ferences between analog and quantum computation are to indicate some of
the limits of quantum circuit simulation and veri୮ୢcation. It is not expected that some kind
of exponential reduction of complexity can be achieved by novel data structures or meth-
ods, but even linear speed-ups may make certain algorithms practical for relevant circuit
instances. Also, comparing the stochastic simulation of quantum circuits with the proposed
techniques of quantum simulation could spark a new interdisciplinary e୭fort between com-
puter engineers and physicists.
6.3 Sঞখখঊছঢ
The present thesis focused on o୭fering solutions to existing problems of quantum circuit de-
sign, and it is hoped that the proposed methods are useful as a future work basis. Synthesis,
optimisation and veri୮ୢcation of quantum circuits, in general, and of reliable circuits, in par-
ticular, is a vast subject, but the thesis o୭fered a systematic perspective of these topics. The
work demonstrated that veri୮ୢcation is feasible for speci୮ୢc classes of general circuits, while
for topological circuits e୭୮ୢcient synthesis and veri୮ୢcation were facilitated by an original no-
tation abstracting circuit properties.
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